[coreboot] coreboot on "acer aspire 1520"
Paweł Stawicki
stawel at gmail.com
Mon Mar 22 00:25:13 CET 2010
Hi, again
I was able to start the kernel on my laptop (acer aspire 1520)
but It's hangs :( on this:
.....
[ 0.000000] Initializing CPU#0
[ 0.000000] PID hash table entries: 2048 (order: 11, 8192 bytes)
[ 0.000000] Fast TSC calibration using PIT
[ 0.000000] Detected 801.806 MHz processor.
[ 0.004000] Console: colour dummy device 80x25
[ 0.004000] console [tty0] enabled
[ 0.004000] Dentry cache hash table entries: 65536 (order: 6, 262144
bytes)
[ 0.004000] Inode-cache hash table entries: 32768 (order: 5, 131072
bytes)
[ 0.004000] allocated 2621100 bytes of page_cgroup
[ 0.004000] please try cgroup_disable=memory option if you don't want
[ 0.004000] Scanning for low memory corruption every 60 seconds
[ 0.004000] Memory: 508804k/524224k available (4116k kernel code, 14804k
reserved, 2191k data, 532k init, 0k highmem)
[ 0.004000] virtual kernel memory layout:
[ 0.004000] fixmap : 0xffc77000 - 0xfffff000 (3616 kB)
[ 0.004000] pkmap : 0xff400000 - 0xff800000 (4096 kB)
[ 0.004000] vmalloc : 0xe07f0000 - 0xff3fe000 ( 492 MB)
[ 0.004000] lowmem : 0xc0000000 - 0xdfff0000 ( 511 MB)
[ 0.004000] .init : 0xc0731000 - 0xc07b6000 ( 532 kB)
[ 0.004000] .data : 0xc05050e1 - 0xc0728e60 (2191 kB)
[ 0.004000] .text : 0xc0100000 - 0xc05050e1 (4116 kB)
[ 0.004000] Checking if this processor honours the WP bit even in
supervisor mode...Ok.
[ 0.004000] SLUB: Genslabs=12, HWalign=64, Order=0-3, MinObjects=0,
CPUs=1, Nodes=1
[ 0.004000] Calibrating delay loop (skipped), value calculated using
timer frequency.. 1603.61 BogoMIPS (lpj=3207224)
[ 0.004000] Security Framework initialized
[ 0.004000] SELinux: Disabled at boot.
[ 0.004000] AppArmor: AppArmor initialized
[ 0.004000] Mount-cache hash table entries: 512
[ 0.004000] Initializing cgroup subsys ns
[ 0.004000] Initializing cgroup subsys cpuacct
[ 0.004000] Initializing cgroup subsys memory
[ 0.004000] Initializing cgroup subsys freezer
[ 0.004000] CPU: L1 I Cache: 64K (64 bytes/line), D cache 64K (64
bytes/line)
[ 0.004000] CPU: L2 Cache: 1024K (64 bytes/line)
[ 0.004000] Checking 'hlt' instruction... disabled
[ 0.004000] SMP alternatives: switching to UP code
[ 0.004000] Freeing SMP alternatives: 18k freed
[ 0.004000] CPU0: AMD Athlon(tm) 64 Processor 3000+ stepping 0a
can anyone help ?
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100322/7c29cb8d/attachment.html>
More information about the coreboot
mailing list