[coreboot] AMD CAR questions

Rudolf Marek r.marek at assembler.cz
Sat Jan 16 00:47:38 CET 2010

Hash: SHA1

> Thanks for the analysis.  I can see it being useful for other things too.


> My understanding was that CAR refers to L2.  As long as nothing gets
> replaced from the L2, everything is as it should be.  ROM contents can
> always be fetched again, so that's not critical for correctness.

This is OK, but L2 CAR is in more detail described in fam11h otherwise AMD
always just speaks about L1 CAR. the fam11h needs some extra tweaks to various
MSR to disables speculative fills if I remember correctly. This is the reason
why I see this a bit dangerous, perhaps older CPUs needs this too.

I think we should mark the XIP region as WP instead of WB (check  the fam11h BKDG).

Anyway - I tried with UC copy looks like it is not so slow...

I have in works the patch for the register clobber cleanup plus I will do some
patch for saving the coreboot mem to resume area... but perhaps on Sunday.
Tomorrow bit of skiing, but if you are curious, here is the patch. It just fixes
the clobber stuff for the assembly routines, it has bitten me already while
dumping the MSRs... the ECX value contained some garbage, and rdmsr did some

The memcpy code is from Linux kernel.

Version: GnuPG v1.4.10 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

-------------- next part --------------
A non-text attachment was scrubbed...
Name: moje_zmeny.patch
Type: text/x-diff
Size: 4595 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100116/208889f4/attachment.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: moje_zmeny.patch.sig
Type: application/octet-stream
Size: 72 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100116/208889f4/attachment.obj>

More information about the coreboot mailing list