[coreboot] Restarting the Nokia-IP530 project with I440BX, failed to start
Marc Bertens
mbertens at xs4all.nl
Sat Dec 25 12:21:35 CET 2010
hi all,
i restarted the my project with the nokia IP530, and checked out the
newest release of coreboot and i got only to the initstage of the
i440bx. I changed my Kconfig and added SDRAMPWR_4DIMM for safety, but
not change in the startup it stays the same.
Anyone any ideas ?
>> First boot with 4 DIMMs, not the same models, but the SAME
size.
coreboot-4.0-r6206M-ip530 Sat Dec 25 10:54:12 CET 2010
starting...
DIMM 0: 50
00: 80 08 04 0c 0a 02 40 00 01 75 54 00 80 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 0f 14 2d 20
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 b0
40: 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 ff
80: 53 45 4d 49 43 4f 4e 00 00 00 00 00 00 00 ff ff
90: 44 45 56 49 43 45 53 ff ff ff ff ff ff ff ff ff
a0: 53 49 4e 47 41 50 4f 52 45 ff ff ff ff ff ff ff
b0: 36 35 2d 32 38 31 33 37 35 30 ff ff ff ff ff ff
c0: 30 31 30 39 ff ff ff 54 54 ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
DIMM 1: 51
00: 80 08 04 0c 0a 02 40 00 01 75 54 00 80 08 00 01
10: 8f 04 04 01 01 00 0e 00 00 00 00 14 0f 14 2d 20
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 ae
40: 7f 4f 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 fd
80: 41 48 50 44 36 30 39 38 41 20 20 20 20 18 18 73
90: 29 4e 53 44 20 42 00 b6 00 00 f6 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
DIMM 2: 52
00: 80 08 04 0c 0a 02 40 00 01 75 54 00 80 08 00 01
10: 8f 04 06 01 01 00 0e 75 54 00 00 0f 0f 0f 2d 20
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 6f
40: ad ff ff ff ff ff ff ff 02 37 31 56 33 32 36 33
50: 35 48 43 54 38 50 2d 4b 20 20 20 41 41 32 66 80
60: 85 01 ea 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 ff
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
DIMM 3: 53
00: 80 08 04 0c 0a 02 40 00 01 75 54 00 80 08 00 01
10: 8f 04 06 01 01 00 0e 75 54 00 00 0f 0f 0f 2d 20
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 6f
40: ad ff ff ff ff ff ff ff 02 37 31 56 33 32 36 33
50: 35 48 43 54 38 50 2d 4b 20 20 20 41 41 32 66 80
60: 85 01 bd 00 00 00 00 00 00 00 00 00 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 ff
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Northbridge prior to SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 00 00 00
10: 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 04 00 00 00 00 00 00 00 03 00 00 00 00 00 00 00
60: 01 01 01 01 01 01 01 01 00 00 00 00 00 00 00 00
70: 00 1f 02 38 00 00 00 00 00 00 00 38 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 80 00 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 18 0c 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 f8 00 00 20 0f 00 00 00 00 00 00
Found DIMM in slot 0
Found DIMM in slot 1
Found DIMM in slot 2
Found DIMM in slot 3
PGPOL[BPR] has been set to 0xff
RPS has been set to 0xaaaa
NBXECC[31:24] has been set to 0xff
DRAMC has been set to 0x08
RAM Enable 1: Apply NOP
RAM Enable 2: Precharge all
RAM Enable 3: CBR
RAM Enable 4: Mode register set
RAM Enable 5: Normal operation
RAM Enable 6: Enable refresh
Enabling refresh (DRAMC = 0x09) for DIMM 00
Enabling refresh (DRAMC = 0x09) for DIMM 01
Enabling refresh (DRAMC = 0x09) for DIMM 02
Enabling refresh (DRAMC = 0x09) for DIMM 03
Northbridge following SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 00 00 00
10: 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 0c 80 00 ff 00 00 00 09 03 30 33 33 33 33 33 33
60: 10 20 30 40 50 60 70 80 00 b0 2a 00 a0 aa 00 00
70: 00 1f 02 38 aa aa 00 00 00 ff 10 38 10 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 80 00 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 18 0c fe ff 7f 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 f8 00 00 20 0f 00 00 00 00 00 00
>> Second boot sequence, with all the same type of DIMMs, but
single sided so only one side is used by coreboot (128MB)
coreboot-4.0-r6206M-ip530 Sat Dec 25 10:54:12 CET 2010
starting...
DIMM 0: 50
00: 80 08 04 0d 0a 01 40 00 01 75 54 00 82 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 0f 14 2d 40
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 d2
40: 7f 98 00 00 00 00 00 00 04 20 33 32 4d 58 36 34
50: 50 43 31 33 33 43 4c 33 31 36 38 50 20 03 1d 0a
60: 48 49 5f ff ff ff ff ff ff ff ff ff ff ff ff ff
70: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 64 a7
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: 39 39 30 35 31 32 31 2d 30 30 37 2e 41 30 32 00
DIMM 1: 51
00: 80 08 04 0d 0a 01 40 00 01 75 54 00 82 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 0f 14 2d 40
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 d2
40: 7f 98 00 00 00 00 00 00 04 20 33 32 4d 58 36 34
50: 50 43 31 33 33 43 4c 33 31 36 38 50 20 03 1d 0a
60: 48 aa 9d ff ff ff ff ff ff ff ff ff ff ff ff ff
70: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 64 a7
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: 39 39 30 35 31 32 31 2d 30 30 37 2e 41 30 32 00
DIMM 2: 52
00: 80 08 04 0d 0a 01 40 00 01 75 54 00 82 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 0f 14 2d 40
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 d2
40: 7f 98 00 00 00 00 00 00 04 20 33 32 4d 58 36 34
50: 50 43 31 33 33 43 4c 33 31 36 38 50 20 03 1d 04
60: 48 8b 5f ff ff ff ff ff ff ff ff ff ff ff ff ff
70: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 64 a7
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: 39 39 30 35 31 32 31 2d 30 30 37 2e 41 30 32 00
DIMM 3: 53
00: 80 08 04 0d 0a 01 40 00 01 75 54 00 82 08 00 01
10: 8f 04 06 01 01 00 0e a0 60 00 00 14 0f 14 2d 40
20: 15 08 15 08 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 d2
40: 7f 98 00 00 00 00 00 00 04 20 33 32 4d 58 36 34
50: 50 43 31 33 33 43 4c 33 31 36 38 50 20 03 1d 17
60: 48 30 5f ff ff ff ff ff ff ff ff ff ff ff ff ff
70: ff ff ff ff ff ff ff ff ff ff ff ff ff ff 64 a7
80: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
90: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
a0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
b0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
c0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
d0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
e0: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff
f0: 39 39 30 35 31 32 31 2d 30 30 37 2e 41 30 32 00
Northbridge prior to SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 00 00 00
10: 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 04 00 00 00 00 00 00 00 03 00 00 00 00 00 00 00
60: 01 01 01 01 01 01 01 01 00 00 00 00 00 00 00 00
70: 00 1f 02 38 00 00 00 00 00 00 00 38 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 80 00 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 18 0c 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 f8 00 00 20 0f 00 00 00 00 00 00
Found DIMM in slot 0
Side1 was 256MB but only 128MB will be used.
Found DIMM in slot 1
Side1 was 256MB but only 128MB will be used.
Found DIMM in slot 2
Side1 was 256MB but only 128MB will be used.
Found DIMM in slot 3
Side1 was 256MB but only 128MB will be used.
PGPOL[BPR] has been set to 0x55
RPS has been set to 0x2222
NBXECC[31:24] has been set to 0xff
DRAMC has been set to 0x08
RAM Enable 1: Apply NOP
RAM Enable 2: Precharge all
RAM Enable 3: CBR
RAM Enable 4: Mode register set
RAM Enable 5: Normal operation
RAM Enable 6: Enable refresh
Enabling refresh (DRAMC = 0x0d) for DIMM 00
Enabling refresh (DRAMC = 0x0d) for DIMM 01
Enabling refresh (DRAMC = 0x0d) for DIMM 02
Enabling refresh (DRAMC = 0x0d) for DIMM 03
Northbridge following SDRAM init:
PCI: 00:00.00
00: 86 80 90 71 06 00 10 22 03 00 00 06 00 00 00 00
10: 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 a0 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 0c 80 00 ff 00 00 00 0d 03 30 33 33 33 33 33 33
60: 10 10 20 20 30 30 40 40 00 ec 3f 00 a0 fa 00 00
70: 00 1f 02 38 22 22 00 00 00 55 10 38 10 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 80 00 00 00 04 61 00 00 00 05 00 00 00 00 00 00
a0: 02 00 10 00 03 02 00 1f 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 18 0c 84 ff 1f 00 00 00
d0: 00 00 00 00 00 00 00 00 0c 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 f8 00 00 20 0f 00 00 00 00 00 00
More information about the coreboot
mailing list