[coreboot] Porting to Asus M4A785-M

Myles Watson mylesgw at gmail.com
Thu Aug 26 17:47:26 CEST 2010

> Multiboot Information structure has been written.
> POST: 0x9d
> Adding CBMEM entry as no. 5
> Writing high table forward entry at 0x00000500
> Wrote coreboot table at: 00000500 - 00000518  checksum 9fde
> New low_table_end: 0x00000518
> Now going to write high coreboot table at 0x7fffe000
> rom_table_end = 0x7fffe000
> Adjust low_table_end from 0x00000518 to 0x00001000
> Adjust rom_table_end from 0x7fffe000 to 0x80000000
> Adding high table area
> uma_memory_start=0x70000000, uma_memory_size=0x10000000
> coreboot memory table:
>  0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
>  1. 0000000000001000-000000000009ffff: RAM
>  2. 00000000000c0000-000000006fffffff: RAM
>  3. 0000000070000000-000000007fffffff: RESERVED
> Wrote coreboot table at: 7fffe000 - 7fffe8bc  checksum 3af4
> coreboot table: 2236 bytes.
> It doesn't seem good that the Multiboot table gets written before the
> UMA and high table areas are added.  I would think that's why they
> don't show up.

Maybe this log is too old.  If my comments don't apply anymore, could you
send your latest log to the list?


More information about the coreboot mailing list