[coreboot] [RFC] ACPI for ASUS P2B/P2B-LS (Intel 440BX/82371EB)

Rudolf Marek r.marek at assembler.cz
Wed Apr 14 17:01:26 CEST 2010


Hi Keith,

> * I also replicated the content of the PIIX4 function 3 config space
> after booting with vendor BIOS, as below:

> 00:04.3 Bridge: Intel Corporation 82371AB/EB/MB PIIX4 ACPI (rev 02)
> 00: 86 80 13 71 03 00 80 02 02 00 80 06 00 00 00 00
> 10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 40: 01 e4 00 00 00 00 00 20 1e 30 00 01 00 00 00 00
> 50: 00 58 19 00 c0 c8 3b 02 37 40 40 03 00 00 00 00
> 60: 90 02 e7 00 00 00 00 10 04 e4 11 00 00 00 00 00
> 70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 80: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 90: 01 e8 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> d0: 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00
> e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> f0: 00 00 00 00 00 00 00 00 30 0f 00 00 00 00 00 00

Please do not blindly copy the BIOS settings. You dont need to use the old way 
to monitor device activity because ACPI is about OS driven power management
and not HW driven powermanagement.

> One exception is 0x90-0x91 which has the SMBus host base address. I
> kept it as 0x0f00.
> 
> * Idwer is trying to build ACPI 4.0 (!) tables. Since P2B-LS is
> shipped when ACPI was still at 1.0, that's what I did. For booting XP,
> even ACPI 2.0 compliance is sufficient.
> 
> This is a summary of what happens:
> 
> * I can no longer get POST codes on the PCI bus. POST codes still
> appear on the ISA bus. Glad I picked a POST card that works on both
> buses.


> * Power off does not work. The last POST code to show before complete
> kernel shutdown and hard drive spinning down is 0xF5.

I think you are trying to setup the SMI trap using the BIOS values you supplied.

> * I don't how how to enter soft suspend in Linux (silly me -_-! ), so
> I have not tested it.

You need to tweak memory controller for that. And other CPU stuff.

> * the sensor appears on ISA bus port 0x290, just like vendor BIOS.
> * My SB AWE64 ISA card still got initialized and driver loaded, but no
> sound. In fact ALSA can't even do I/O to the card. That apparently is
> because PIIX4 needs to be configured to forward certain I/O port
> ranges to ISA, and some of those port ranges can be further
> configured. This would require detecting in runtime what ISA cards are
> installed, what are they, and what I/O port ranges they would use.
> Where in the source tree should I place such code? Southbridge?

I think the subtractive decoding is default, hence all IO which is not decoded 
by any PCI device should be send to ISA automatically.

Maybe you need to trigger EIO/ISA bit too.

Thanks,
Rudolf




More information about the coreboot mailing list