[coreboot] [commit] r5416 - trunk/util/superiotool
repository service
svn at coreboot.org
Tue Apr 13 03:22:21 CEST 2010
Author: uwe
Date: Tue Apr 13 03:22:20 2010
New Revision: 5416
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5416
Log:
Add support for the SMSC FDC37C932 Super I/O.
This chip is found e.g. in the Nokia IP330 (firewall hardware).
Signed-off-by: Marc Bertens <mbertens at xs4all.nl>
Acked-by: Uwe Hermann <uwe at hermann-uwe.de>
Modified:
trunk/util/superiotool/smsc.c
Modified: trunk/util/superiotool/smsc.c
==============================================================================
--- trunk/util/superiotool/smsc.c Tue Apr 13 02:11:59 2010 (r5415)
+++ trunk/util/superiotool/smsc.c Tue Apr 13 03:22:20 2010 (r5416)
@@ -29,6 +29,46 @@
static const struct superio_registers reg_table[] = {
/* The following Super I/Os use the 0x20/0x21 ID registers. */
+ {0x02, "FDC37C932", {
+ {NOLDN, NULL,
+ {0x02,0x03,0x20,0x21,0x22,0x23,0x24,0x2d,0x2e,
+ 0x2f,EOT},
+ {0x00,0x03,0x02,0x01,0x00,0x00,0x04,NANA,NANA,
+ 0x00,EOT}},
+ {0x0, "Floppy",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,0xf2,0xf4,
+ 0xf5,EOT},
+ {0x00,0x03,0xf0,0x06,0x02,0x0e,0x00,0xff,0x00,
+ 0x00,EOT}},
+ {0x1, "IDE 1",
+ {0x30,0x60,0x61,0x62,0x63,0x70,EOT},
+ {0x00,0x01,0xf0,0x03,0xf6,0x0e,EOT}},
+ {0x2, "IDE 2",
+ {0x30,0x60,0x61,0x62,0x63,0x70,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x3, "Parallel port",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x04,0x3c,EOT}},
+ {0x4, "COM1",
+ {0x30,0x60,0x61,0x70,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x5, "COM2",
+ {0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x6, "Real-time clock (RTC)",
+ {0x30,0x70,0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,EOT},
+ {0x00,0x00,0x00,0x00,0x00,NANA,MISC,NANA,NANA,EOT}},
+ {0x7, "Keyboard",
+ {0x30,0x70,0x72,EOT},
+ {0x00,0x00,0x00,EOT}},
+ {0x8, "Aux I/O",
+ {0x30,0x60,0x61,0x62,0x63,0xe0,0xe1,0xe2,0xe3,0xe4,
+ 0xe5,0xe6,0xe7,0xe8,0xe9,0xea,0xeb,0xec,0xed,0xf0,
+ 0xf1,0xf2,0xf3,0xf4,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x01,0x01,0x01,0x01,0x01,
+ 0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x00,
+ 0x00,0x00,0x00,MISC,EOT}},
+ {EOT}}},
{0x03, "FDC37C93xFR", {
/* FIXME: There's another 0x03 but found on port 0x0d/0x0e! */
{EOT}}},
More information about the coreboot
mailing list