[coreboot] [commit] r5398 - in trunk/src/mainboard: asus/a8v-e_se tyan/s2891
repository service
svn at coreboot.org
Fri Apr 9 17:39:21 CEST 2010
Author: stepan
Date: Fri Apr 9 17:39:21 2010
New Revision: 5398
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5398
Log:
zero warning days.
Signed-off-by: Stefan Reinauer <stepan at coresystems.de>
Acked-by: Stefan Reinauer <stepan at coresystems.de>
Modified:
trunk/src/mainboard/asus/a8v-e_se/acpi_tables.c
trunk/src/mainboard/asus/a8v-e_se/romstage.c
trunk/src/mainboard/tyan/s2891/romstage.c
Modified: trunk/src/mainboard/asus/a8v-e_se/acpi_tables.c
==============================================================================
--- trunk/src/mainboard/asus/a8v-e_se/acpi_tables.c Fri Apr 9 17:29:13 2010 (r5397)
+++ trunk/src/mainboard/asus/a8v-e_se/acpi_tables.c Fri Apr 9 17:39:21 2010 (r5398)
@@ -86,6 +86,7 @@
acpi_rsdp_t *rsdp;
acpi_srat_t *srat;
acpi_rsdt_t *rsdt;
+ acpi_madt_t *madt;
acpi_mcfg_t *mcfg;
acpi_fadt_t *fadt;
acpi_facs_t *facs;
Modified: trunk/src/mainboard/asus/a8v-e_se/romstage.c
==============================================================================
--- trunk/src/mainboard/asus/a8v-e_se/romstage.c Fri Apr 9 17:29:13 2010 (r5397)
+++ trunk/src/mainboard/asus/a8v-e_se/romstage.c Fri Apr 9 17:39:21 2010 (r5398)
@@ -117,11 +117,6 @@
#include "cpu/amd/model_fxx/fidvid.c"
#include "northbridge/amd/amdk8/resourcemap.c"
-void hard_reset(void)
-{
- print_info("NO HARD RESET. FIX ME!\n");
-}
-
unsigned int get_sbdn(unsigned bus)
{
device_t dev;
Modified: trunk/src/mainboard/tyan/s2891/romstage.c
==============================================================================
--- trunk/src/mainboard/tyan/s2891/romstage.c Fri Apr 9 17:29:13 2010 (r5397)
+++ trunk/src/mainboard/tyan/s2891/romstage.c Fri Apr 9 17:39:21 2010 (r5398)
@@ -79,8 +79,6 @@
static void sio_setup(void)
{
-
- unsigned value;
uint32_t dword;
uint8_t byte;
@@ -102,9 +100,7 @@
dword = pci_read_config32(PCI_DEV(0, CK804_DEVN_BASE+1 , 0), 0xa4);
dword |= (1<<16);
pci_write_config32(PCI_DEV(0, CK804_DEVN_BASE+1 , 0), 0xa4, dword);
-
#endif
-
}
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
More information about the coreboot
mailing list