[coreboot] [v2] r4822 - in trunk/coreboot-v2: src/mainboard/technexion/tim5690 targets/technexion/tim5690

svn at coreboot.org svn at coreboot.org
Thu Oct 22 04:54:25 CEST 2009


Author: hailfinger
Date: 2009-10-22 04:54:25 +0200 (Thu, 22 Oct 2009)
New Revision: 4822

Modified:
   trunk/coreboot-v2/src/mainboard/technexion/tim5690/mainboard.c
   trunk/coreboot-v2/targets/technexion/tim5690/Config.lb
Log:
The LAN chip-set on the Technexion TIM-5690 is enabled by hardware and
does not need any handling in software.

Signed-off-by: Libra Li <libra.li at technexion.com>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>


Modified: trunk/coreboot-v2/src/mainboard/technexion/tim5690/mainboard.c
===================================================================
--- trunk/coreboot-v2/src/mainboard/technexion/tim5690/mainboard.c	2009-10-21 00:35:42 UTC (rev 4821)
+++ trunk/coreboot-v2/src/mainboard/technexion/tim5690/mainboard.c	2009-10-22 02:54:25 UTC (rev 4822)
@@ -47,37 +47,6 @@
 uint64_t uma_memory_base, uma_memory_size;
 
 
-
-/***************************************************
-* This board, the TIM-5690 has two Marvel 88e5056 PCI-E
-* 10/100/1000 chips on board. 
-* Both of their pin PERSTn pins are connected to GPIO 5 of the
-* SB600 southbridge.
-****************************************************/
-static void enable_onboard_nic()
-{
-
-	u8 byte;
-	device_t sm_dev;
-
-	printk_info("enable_onboard_nic.\n");
-
-	sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
-
-	byte = pci_read_config8(sm_dev, 0x9a);
-	byte |= ( 1 << 7);
-	pci_write_config8(sm_dev, 0x9a, byte);
-
-	byte=pm_ioread(0x59);
-	byte &= ~( 1<< 5);
-	pm_iowrite(0x59,byte);
-
-	byte = pci_read_config8(sm_dev, 0xA8);
-
-	byte |= (1 << 1); //set bit 1 to high
-	pci_write_config8(sm_dev, 0xA8, byte);
-}
-
 /* set thermal config
  */
 static void set_thermal_config()
@@ -193,7 +162,6 @@
 	uma_memory_base = 0x38000000;	/* 1GB  system memory supposed */
 #endif
 
-	enable_onboard_nic();
 	set_thermal_config();
 }
 

Modified: trunk/coreboot-v2/targets/technexion/tim5690/Config.lb
===================================================================
--- trunk/coreboot-v2/targets/technexion/tim5690/Config.lb	2009-10-21 00:35:42 UTC (rev 4821)
+++ trunk/coreboot-v2/targets/technexion/tim5690/Config.lb	2009-10-22 02:54:25 UTC (rev 4822)
@@ -8,9 +8,6 @@
 #option CONFIG_ROM_SIZE = (1024*1024*2)
 #option CONFIG_ROM_SIZE = (1024*1024*4)
 
-option CONFIG_COMPRESSED_PAYLOAD_LZMA=1
-
-
 romimage "normal"
 	option CONFIG_USE_FALLBACK_IMAGE=0
 	option CONFIG_ROM_IMAGE_SIZE=0x20000





More information about the coreboot mailing list