[coreboot] [Fwd: Re: arima hdama problem]

Hugh Greenberg hng at lanl.gov
Fri Oct 16 22:28:20 CEST 2009

I'm getting more output now with r4795:

coreboot-2.3 Fri Oct 16 14:19:51 MDT 2009 starting...
Enabling routing table for node 00 done.
Enabling SMP settings
(0,1) link=01
(1,0) link=01
setup_remote_node: done
Renaming current temporary node to 01 done.
Enabling routing table for node 01 done.
02 nodes initialized.
NC node|link=00
entering ht_optimize_link
pos=0x8a, unfiltered freq_cap=0x8075
pos=0x8a, filtered freq_cap=0x35
pos=0xce, unfiltered freq_cap=0x35
freq_cap1=0x35, freq_cap2=0x15
dev1 old_freq=0x4, freq=0x4, needs_reset=0x0
dev2 old_freq=0x4, freq=0x4, needs_reset=0x0
width_cap1=0x11, width_cap2=0x11
dev1 input ln_width1=0x4, ln_width2=0x4
dev1 input width=0x1
dev1 output ln_width1=0x4, ln_width2=0x4
dev1 input|output width=0x11
old dev1 input|output width=0x11
dev2 input|output width=0x11
old dev2 input|output width=0x11
entering ht_optimize_link
pos=0xd2, unfiltered freq_cap=0x35
pos=0xce, unfiltered freq_cap=0x1
pos=0xce, filtered freq_cap=0x1
freq_cap1=0x15, freq_cap2=0x1
dev1 old_freq=0x0, freq=0x0, needs_reset=0x0
dev2 old_freq=0x0, freq=0x0, needs_reset=0x0
width_cap1=0x0, width_cap2=0x0
dev1 input ln_width1=0x3, ln_width2=0x3
dev1 input width=0x0
dev1 output ln_width1=0x3, ln_width2=0x3
dev1 input|output width=0x0
old dev1 input|output width=0x0
dev2 input|output width=0x0
old dev2 input|output width=0x0
SMBus controller enabled
setting up CPU00 northbridge registers
setting up CPU01 northbridge registers
Enabling dual channel memory
RAM end at 0x00100000 kB
Lower RAM end at 0x00100000 kB
Enabling dual channel memory
RAM end at 0x00200000 kB
Lower RAM end at 0x00200000 kB
while waiting for BSP signal to STOP, timeout in ap 01

Hugh Greenberg
Los Alamos National Laboratory, CCS-1
Email: hng at lanl.gov
Phone: (505) 665-6471

Myles Watson wrote:
> On Fri, Oct 16, 2009 at 2:06 PM, Myles Watson <mylesgw at gmail.com 
> <mailto:mylesgw at gmail.com>> wrote:
>         The maximum loglevel available was 8, which is what I had it
>         set to before.  I applied your patch and I am still getting
>         exactly the same output.
>     Would you update to the latest and try again?
> How about Rev 4795 (the latest now)
> Thanks,
> Myles

More information about the coreboot mailing list