[coreboot] [PATCH] flashrom: Handle one-byte SPI writes

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Thu May 7 16:38:48 CEST 2009

On 07.05.2009 15:14, Carl-Daniel Hailfinger wrote:
> Chips like the SST SST25VF080B can only handle single byte writes
> outside AAI mode.
> Change SPI architecture to handle 1-byte chunk chip writing differently
> from 256-byte chunk chip writing.
> Convert all flashchips.c entries with SPI programing to the 256-byte
> version by default.
> Change the flashchips entry for SST SST25VF080B to 1-byte writing.

Tested by Ali Nadalizadeh.

> Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>

Acks please?



More information about the coreboot mailing list