[coreboot] [v2] r4025 - trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se
svn at coreboot.org
svn at coreboot.org
Sat Mar 21 12:52:29 CET 2009
Author: ruik
Date: 2009-03-21 12:52:29 +0100 (Sat, 21 Mar 2009)
New Revision: 4025
Modified:
trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/Options.lb
Log:
To make use of HAVE_HIGH_TABLES following patch is needed. Also, it moves
coreboot to 1MB and tries to cache whole range for XIP. The UMA part colide a
bit with the HAVE_HIGH_TABLES region. I solved that by relocation of the region.
Signed-off-by: Rudolf Marek <r.marek at assembler.cz>
Acked-by: Stefan Reinauer <stepan at coresystems.de>
Modified: trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/Options.lb
===================================================================
--- trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/Options.lb 2009-03-21 11:50:20 UTC (rev 4024)
+++ trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/Options.lb 2009-03-21 11:52:29 UTC (rev 4025)
@@ -1,7 +1,7 @@
##
## This file is part of the coreboot project.
##
-## Copyright (C) 2007 Rudolf Marek <r.marek at assembler.cz>
+## Copyright (C) 2007, 2009 Rudolf Marek <r.marek at assembler.cz>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License v2 as published by
@@ -44,8 +44,11 @@
uses STACK_SIZE
uses HEAP_SIZE
# uses USE_OPTION_TABLE
-# uses CONFIG_LB_MEM_TOPK
+uses CONFIG_LB_MEM_TOPK
uses HAVE_ACPI_TABLES
+uses HAVE_MAINBOARD_RESOURCES
+uses HAVE_HIGH_TABLES
+uses HAVE_LOW_TABLES
uses LB_CKS_RANGE_START
uses LB_CKS_RANGE_END
uses LB_CKS_LOC
@@ -110,6 +113,10 @@
default CONFIG_MAX_PHYSICAL_CPUS = 1
default CONFIG_LOGICAL_CPUS = 1
default HAVE_ACPI_TABLES = 1
+default HAVE_MAINBOARD_RESOURCES = 1
+default HAVE_HIGH_TABLES = 1
+default HAVE_LOW_TABLES = 0
+
# default CONFIG_CHIP_NAME = 1
# 1G memory hole
@@ -152,8 +159,9 @@
default STACK_SIZE = 8 * 1024
default HEAP_SIZE = 256 * 1024
# More 1M for pgtbl.
-# default CONFIG_LB_MEM_TOPK = 2048
-default _RAMBASE = 0x00004000
+default CONFIG_LB_MEM_TOPK = 2048
+# to 1MB
+default _RAMBASE = 0x100000
# default USE_OPTION_TABLE = !USE_FALLBACK_IMAGE
default CONFIG_ROM_PAYLOAD = 1
default CC = "$(CROSS_COMPILE)gcc -m32"
More information about the coreboot
mailing list