[coreboot] Intel Eagle Height evaluation board support

Thomas JOURDAN thomas.jourdan at gmail.com
Tue Jun 30 09:10:46 CEST 2009


Hi Kevin, Myles, all

My mistake ! Seabios run the VGA bios of the matrox graphics card
flawless. When I tried seabios, the coreboot Options.lb file of my
mainboard wasn't correct. I set :
default CONFIG_VGA_ROM_RUN=0
default CONFIG_PCI_ROM_RUN=0
but also (and that was my mistake)
default CONFIG_CONSOLE_VGA=0

I was thinking that seabios didn't care of coreboot settings and if
the vga rom was executed, it will use automatically the VGA console.
So my apologizes, seabios works great with my graphics board.

Regards,
Thomas

2009/6/26 Kevin O'Connor <kevin at koconnor.net>:
> On Wed, Jun 24, 2009 at 02:34:10PM +0200, Thomas JOURDAN wrote:
>> >> I forgot to mention that also tried seabios without success.
>>
>> I attached a log file for seabios.
>
> [...]
>> Scan for VGA option rom
>> Attempting to init PCI bdf 03:00.0 (dev/ven 2527102b)
>> Searching CBFS for data file pci102b,2527.rom
>> Found CBFS file fallback/payload
>> Found CBFS file fallback/coreboot_ram
>> Found CBFS file
>> Attempting to map option rom on dev 03:00.0
>> Option rom sizing returned fe800000 fffe0000
>> Inspecting possible rom at 0xfe800000 (dv=2527102b bdf=300)
>> Copying option rom (size 36864) from 0xfe800000 to c0000
>> Checking rom 0x000c0000 (sig aa55 size 72)
>> Running option rom at c000:0003
>> enter handle_1a:
>>    a=0000b102  b=0000ffff  c=00001541  d=000010b9 ds=0000 es=0000 ss=0000
>>   si=00000000 di=000000f8 bp=00000000 sp=00007a6e cs=c000 ip=8125  f=0086
>> fail handle_1ab102:55(86):
>>    a=0000b102  b=0000ffff  c=00001541  d=000010b9 ds=0000 es=0000 ss=0000
>>   si=00000000 di=000000f8 bp=00000000 sp=00007a6e cs=c000 ip=8125  f=0086
>
> This is a bios request to find the pci device 102b:1541.  Your machine
> doesn't appear to have this device, so an error return is appropriate.
> (The warning just states that seabios is returning an error code to
> the caller - it doesn't necessarily indicate a problem.)
>
> The above all looks normal.
>
> [...]
>> enter handle_16:
>>    a=00000100  b=00000000  c=00000000  d=00000000 ds=0000 es=0000 ss=0000
>>   si=00000000 di=00000000 bp=00000000 sp=00007af8 cs=f000 ip=ff50  f=0002
>> enter handle_15:
>>    a=00008600  b=00000000  c=00000000  d=0000c350 ds=0000 es=0000 ss=0000
>>   si=00000000 di=00000000 bp=00000000 sp=00007af8 cs=f000 ip=e726  f=0002
>> enter handle_16:
>>    a=00000100  b=00000000  c=00000000  d=00000000 ds=0000 es=0000 ss=0000
>>   si=00000000 di=00000000 bp=00000000 sp=00007af8 cs=f000 ip=ff50  f=0002
>> enter handle_15:
>>    a=00008600  b=00000000  c=00000000  d=0000c350 ds=0000 es=0000 ss=0000
>>   si=00000000 di=00000000 bp=00000000 sp=00007af8 cs=f000 ip=e726  f=0002
>> ...
>> INT 15/16 endless
>> ...
>
> This is just the result of a very high debug level.  Try lowering the
> debug level to 6.
>
> -Kevin
>




More information about the coreboot mailing list