[coreboot] [PATCH] flashrom: VIA VX800 support

Arjan Koers 0h3q2rmn2bdb at list.nospam.xutrox.com
Mon Jun 15 10:00:11 CEST 2009


Uwe Hermann wrote:
> On Sun, Jun 14, 2009 at 10:36:55PM +0200, Arjan Koers wrote:
>> The VIA VX800 chipset works with the VT8237S code after adding an
>> entry for the VX800 PCI ID.
>>
>> Signed-off-by: Arjan Koers <0h3q2rmn2bdb at list.nospam.xutrox.com>
> 
> Thanks, committed in r591.

Thanks for applying the patch.


>> # ./flashrom -E
>> flashrom v0.9.0-r589
>> No coreboot table found.
>> Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
>> OK.
>> Calibrating delay loop... OK.
>> Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
>> Erasing flash chip... SUCCESS.
> 
> Just to be really sure exerything works ok...
>
> Please do './flashrom -r empty.dd' and them 'hexdump -C empty.dd', which
> should return only 0xff bytes.

# ./flashrom -E ; ./flashrom -r empty.dd ; hexdump -C empty.dd
flashrom v0.9.0-r591
No coreboot table found.
Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
OK.
Calibrating delay loop... OK.
Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
Erasing flash chip... SUCCESS.
flashrom v0.9.0-r591
No coreboot table found.
Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
OK.
Calibrating delay loop... OK.
Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
Reading flash... done.
00000000  ff ff ff ff ff ff ff ff  ff ff ff ff ff ff ff ff  |................|
*
00080000


>> # ./flashrom -w nf77a03.bin
>> flashrom v0.9.0-r589
>> No coreboot table found.
>> Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
>> OK.
>> Calibrating delay loop... OK.
>> Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
>> Flash image seems to be a legacy BIOS. Disabling checks.
>> Writing flash chip... Programming page:
>>
>> COMPLETE.
> 
> And here, please try to write an image consisting of random bytes
> (if you can recover in case things go wrong), then verify it with -v:

Because of a flashing disaster with the DOS tool that Jetway
provided, I'm now the owner of a SPI flash programmer ;-)


> dd if=/dev/urandom of=rnd.dd bs=1024c count=512
> ./flashrom -w rnd.dd
> ./flashrom -v rnd.dd
> 
> If this verifies OK we can be sure that all works fine. You can then
> write your proper BIOS image back to the chip.

# dd if=/dev/urandom of=rnd.dd bs=1024c count=512 ; ./flashrom -w rnd.dd ; ./flashrom -v rnd.dd
512+0 records in
512+0 records out
524288 bytes (524 kB) copied, 0.19368 s, 2.7 MB/s
flashrom v0.9.0-r591
No coreboot table found.
Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
OK.
Calibrating delay loop... OK.
Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
Flash image seems to be a legacy BIOS. Disabling checks.
Writing flash chip... Programming page:

COMPLETE.
flashrom v0.9.0-r591
No coreboot table found.
Found chipset "VIA VX800", enabling flash write... Mapping VT8237S MMIO registers at 0xfed10000, unaligned size 0x70.
OK.
Calibrating delay loop... OK.
Found chip "Winbond W25x40" (512 KB) at physical address 0xfff80000.
Flash image seems to be a legacy BIOS. Disabling checks.
Verifying flash... VERIFIED.





More information about the coreboot mailing list