[coreboot] [patch][v2]:fam10 microcode

Christian Leber christian.leber at ziti.uni-heidelberg.de
Fri Jun 5 00:31:29 CEST 2009


On Thursday 04 June 2009 18:08:59 Marc Jones wrote:

Hi Marc

> Thanks, As Myles pointed out, my comment didn't make sense. Putting it
> the errata is the next step.

I attached a log without htx card, the port80 shows 0x35.

Probably the 42 is in the end not exactly the same like the 62.

Christian
-------------- next part --------------

ot-2.0.0-r4333:4334M_Fallback Wed Jun  3 18:42:34 CEST 2009 starting...

BSP Family_Model: 00100f42
*sysinfo range: [000cc000,000cdfa0]
bsp_apicid = 00
cpu_init_detectedx = 00000000
microcode: equivalent rev id  = 0x1062, current patch id = 0x00000000
microcode: patch id to apply = 0x0100009f
microcode: updated to patch id = 0x0100009f  success

cpuSetAMDMSR  done
Enter amd_ht_init()
AMD_CB_EventNotify()
 event class: 05
 event: 1004
 data:  04  00  00  01
AMD_CB_ManualBUIDSwapList()
AMD_CB_EventNotify()
 event class: 05
 event: 2006
 data:  04  00  02  ff
Exit amd_ht_init()
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01



More information about the coreboot mailing list