[coreboot] [PATCH] cs5536/nand: Allow setting of NAND timing values in the dts.

ron minnich rminnich at gmail.com
Mon Feb 9 17:40:09 CET 2009

On Mon, Feb 9, 2009 at 8:36 AM, Myles Watson <mylesgw at gmail.com> wrote:

> We have this problem with IDE flags on the AMD 8111 chipset too.  I'm not
> sure what the best way to do it is.  So far we've just been forced to
> include the (possibly disabled) device in the dts.

That was a consequence of the decision we made on this list, just ref.
the sb600 discussion, that the code to be compiled is listed in the
Makefile for the part (e.g. southbridge), not the mainboard.

I don't see a huge problem with putting disabled devices in the
mainboard dts. Yes, we see it all the time as we create the mainboard
dts, but the person who actually builds ROMs won't be paying that much
attention to the mainboard dts.


More information about the coreboot mailing list