[coreboot] fam10/newconfig on supermicro h8dme - early hang
mylesgw at gmail.com
Wed Dec 23 23:13:04 CET 2009
> > This is broken, but I'm not sure if it's the dump or the register value.
> > shouldn't affect the IO, though. That register looked fine. It seems
> > IO is broken for you not to be able to start the other processors or
> > complete the mcp55 init.
> > You could print out PCI_DEV(0,0x18,0) @ 0x6C to make sure that the lower
> > bits are what you expect. The ones I'd look at are the default link
> > 11,3,2), disable routing bit (bit 0).
> > The default link should be 2. The disable routing bit can tell you if
> > important that the routing registers are messed up.
> Hrm. If I'm reading that right with this code
> u32 xxx = pci_read_config32(PCI_DEV(0, 0x18, 0), 0x6c);
That looks right.
> then what comes out does not look very good:
> which is
That looks pretty broken. Bits 12-15 are reserved according to the BKDG I
have. Maybe you should try printing those values earlier? I don't know
what's going on to get such strange values.
> So the default link is 0, and the Routing Table Disable bit is set to
> You mentioned bit 11 - that seems to be marked as 'reserved' in the BKDG
> for fam10?
In the version I have it's marked as read only.
More information about the coreboot