[coreboot] [inteltool]Add support for GM965 NorthBridge dump
lu zhihe
tombowfly at gmail.com
Sat Oct 25 17:21:19 CEST 2008
Maybe it is better to show the patch on the email. :-)
This patch is based on trunk code r3692.
Signed-off-by: lu zhihe <tombowfly at gmail.com>
diff --new-file -u -r inteltool.orig/inteltool.c inteltool/inteltool.c
--- inteltool.orig/inteltool.c 2008-08-20 13:41:24.000000000 +0000
+++ inteltool/inteltool.c 2008-10-25 19:35:45.000000000 +0000
@@ -32,6 +32,8 @@
} supported_chips_list[] = {
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82845, "i845" },
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82945GM, "i945GM" },
+ { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82965GM, "i965GM" },
+ { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8, "ICH8" },
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7MDH, "ICH7-M DH" },
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7M, "ICH7-M" },
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7, "ICH7" },
diff --new-file -u -r inteltool.orig/inteltool.h inteltool/inteltool.h
--- inteltool.orig/inteltool.h 2008-08-20 13:41:24.000000000 +0000
+++ inteltool/inteltool.h 2008-10-25 19:32:13.000000000 +0000
@@ -33,9 +33,11 @@
#define PCI_DEVICE_ID_INTEL_ICH7 0x27b8
#define PCI_DEVICE_ID_INTEL_ICH7M 0x27b9
#define PCI_DEVICE_ID_INTEL_ICH7MDH 0x27bd
+#define PCI_DEVICE_ID_INTEL_ICH8 0x2815
#define PCI_DEVICE_ID_INTEL_82845 0x1a30
#define PCI_DEVICE_ID_INTEL_82945GM 0x27a0
+#define PCI_DEVICE_ID_INTEL_82965GM 0x2a00
#define ARRAY_SIZE(a) ((int)(sizeof(a) / sizeof((a)[0])))
diff --new-file -u -r inteltool.orig/memory.c inteltool/memory.c
--- inteltool.orig/memory.c 2008-08-20 13:41:24.000000000 +0000
+++ inteltool/memory.c 2008-10-25 20:04:02.000000000 +0000
@@ -36,6 +36,9 @@
printf("\n============= MCHBAR ============\n\n");
switch (nb->device_id) {
+ case PCI_DEVICE_ID_INTEL_82965GM:
+ mchbar_phys = pci_read_long(nb, 0x48) & 0xfffffffe;
+ break;
case PCI_DEVICE_ID_INTEL_82945GM:
mchbar_phys = pci_read_long(nb, 0x44) & 0xfffffffe;
break;
diff --new-file -u -r inteltool.orig/pcie.c inteltool/pcie.c
--- inteltool.orig/pcie.c 2008-08-20 13:41:24.000000000 +0000
+++ inteltool/pcie.c 2008-10-25 20:11:06.000000000 +0000
@@ -35,6 +35,7 @@
printf("\n============= EPBAR =============\n\n");
switch (nb->device_id) {
+ case PCI_DEVICE_ID_INTEL_82965GM:
case PCI_DEVICE_ID_INTEL_82945GM:
epbar_phys = pci_read_long(nb, 0x40) & 0xfffffffe;
break;
@@ -76,6 +77,9 @@
printf("\n============= DMIBAR ============\n\n");
switch (nb->device_id) {
+ case PCI_DEVICE_ID_INTEL_82965GM:
+ dmibar_phys = pci_read_long(nb, 0x68) & 0xfffffffe;
+ break;
case PCI_DEVICE_ID_INTEL_82945GM:
dmibar_phys = pci_read_long(nb, 0x4c) & 0xfffffffe;
break;
@@ -119,6 +123,9 @@
printf("========= PCIEXBAR ========\n\n");
switch (nb->device_id) {
+ case PCI_DEVICE_ID_INTEL_82965GM:
+ pciexbar_reg = pci_read_long(nb, 0x60);
+ break;
case PCI_DEVICE_ID_INTEL_82945GM:
pciexbar_reg = pci_read_long(nb, 0x48);
break;
--
Thx
Lu Zhihe
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081025/b38a25dc/attachment.html>
More information about the coreboot
mailing list