[coreboot] HT devices in v3

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Fri Oct 24 01:14:00 CEST 2008

On 24.10.2008 00:59, Marc Jones wrote:
> Carl-Daniel Hailfinger wrote:
>> Hypertransport representation in the dts is non-existent. I shall attack
>> this in the next few days. Proposals have already been sent to the list,
>> but the enthusiasm was limited.
> I'm sorry I don't recall your proposal.

No problem, I'll dig it up and resend.

> The ht isn't really ht. It is really root level pci bus. Everything is
> a pci bus.....

Ah, that makes the structure a lot less complicated. However, are the HT
links in a MP setup also handled as PCI buses? I plan to model them in
the dts as well.



More information about the coreboot mailing list