[coreboot] r877 - in coreboot-v3: arch/x86/amd/model_fxx mainboard/gigabyte/m57sli northbridge/amd/k8 southbridge/nvidia/mcp55

ron minnich rminnich at gmail.com
Thu Oct 2 17:55:22 CEST 2008


On Thu, Oct 2, 2008 at 6:34 AM, Stefan Reinauer <stepan at coresystems.de> wrote:
> ron minnich wrote:
>>>> m57sli mostly builds again. The stage0 is too large at 24k.
>>>> We need to figure out if we should just grow stage0. My inclination is
>>>> to say 'yes'.
>>>>
>>>>
>>> What's in stage0 that makes it so big? Is that part really required in
>>> stage0?
>>>
>>
>> hyptertransport setup has to be in stage0. I can't see a way around it.
>>
>
> Why? Can't this go to initram?
>

not for the mcp55.

I am gong to do a quick detour to 690 support, it looks not too bad
and the nvidia parts are making my head hurt. I just remembered the
special microcode support they need, with the special ldscript Owie.

ron




More information about the coreboot mailing list