[coreboot] [PATCH] Athlon64 K8 fixes

Robert Millan rmh at aybabtu.com
Thu Nov 20 00:01:35 CET 2008


Hi,

My Athlon64 / K8 socket 939 setup needed the following adjustments to fix
memory read/write errors.  Thanks to Rudolf for hinting on which bits I
should check for.  Details:

 - bit 9, mandated by spec to always be set on sodimm or socket 939 dual
   dimm.

 - bit 28, enable 2T timing.  no idea why, but I get memory errors without
   it.

 - bit 29, upper chip select.  mandated by spec on socket 939.

My patch also adds missing descriptions, based on the ones from the spec
(http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/26094.pdf)

-- 
Robert Millan

  The DRM opt-in fallacy: "Your data belongs to us. We will decide when (and
  how) you may access your data; but nobody's threatening your freedom: we
  still allow you to remove your data and not access it at all."
-------------- next part --------------
A non-text attachment was scrubbed...
Name: athlon64.diff
Type: text/x-diff
Size: 1832 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081120/55600565/attachment.bin>


More information about the coreboot mailing list