[coreboot] [PATCH] flashrom: Make ICH SPI flash chip read more resilient

Stefan Reinauer stepan at coresystems.de
Mon Nov 17 14:32:39 CET 2008

Carl-Daniel Hailfinger wrote:
> Currently flashrom assumes every vendor BIOS shares our view about which
> SPI opcodes should be placed in which location. Move to a less
> optimistic implementation and actually use the generic SPI read
> functions. They're useful for abstracting exactly this stuff and that
> makes them the preferred choice.
> This patch depends on the patch with improved SPI error checking.
> Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>

Acked-by: Stefan Reinauer <stepan at coresystems.de>

coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866

More information about the coreboot mailing list