[coreboot] Is this a correct way to read PCI control space register?
Stefan Reinauer
stepan at coresystems.de
Wed Nov 12 18:09:11 CET 2008
Peter Stuge wrote:
>> BTW, is the 0xe7 byte, with a value of '98', the same byte as the
>> 'reg8' in the following excerpt of
>> v3/northbridge/intel/i945/stage1.c?
>>
>> static void i945_detect_chipset(void)
>> {
>> u8 reg8;
>>
>> printk(BIOS_INFO, "\n");
>> reg8 = (pci_conf1_read_config8(PCI_BDF(0, 0x00, 0), 0xe7) & 0x70) >> 4;
>>
>
> Yes. reg8 would have 0x9 here.
>
0x1 I would assume. But that's the register.
It's part of the huge CAPID register
Stefan
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.de • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
More information about the coreboot
mailing list