[coreboot] [PATCH] CN700/VT8237R stage2

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Sat Nov 1 12:38:25 CET 2008

On 01.11.2008 12:33, Carl-Daniel Hailfinger wrote:
> Thanks. I now understand where parts of the garbage come from. Can you
> try the attached patch? It should require no further fixups for COM2.
> It would be great if you could use various values between 0 and 13
> (inclusive) for the #define HALT_AFTER. The idea there is to
> decrease/increase the value up to the biggest value where it doesn't
> reboot automatically. The POST codes emitted by the diagnostic code
> should be between 0xC0 and 0xCD. The last expected POST code for a given
> I'm also increasingly convinced that RAM is not working right,
> especially for the area we use as stack. Can you enable ram_check() in
> mainboard/.../initram.c again?

My apologies. I had attached an older version of the patch. Please try
this one.
Oh, and I'd be very interested in your build/arch/x86/via/stage1.o file.



-------------- next part --------------
A non-text attachment was scrubbed...
Name: linuxbios3_car_via_disable_car_debug03.diff
Type: text/x-patch
Size: 13661 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081101/a6f44488/attachment.diff>

More information about the coreboot mailing list