[coreboot] r3299 - trunk/util/flashrom

svn at coreboot.org svn at coreboot.org
Mon May 12 16:25:33 CEST 2008


Author: hailfinger
Date: 2008-05-12 16:25:31 +0200 (Mon, 12 May 2008)
New Revision: 3299

Modified:
   trunk/util/flashrom/flash.h
   trunk/util/flashrom/flashchips.c
Log:
Add SST39VF512, SST39VF010, SST39VF040 support to flashrom. The SST39LF
series has the same IDs.
Add short AMIC vendor ID to flashrom.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>
Acked-by: Peter Stuge <peter at stuge.se>


Modified: trunk/util/flashrom/flash.h
===================================================================
--- trunk/util/flashrom/flash.h	2008-05-11 16:13:24 UTC (rev 3298)
+++ trunk/util/flashrom/flash.h	2008-05-12 14:25:31 UTC (rev 3299)
@@ -96,6 +96,7 @@
 #define AM_29F016D		0xAD
 
 #define AMIC_ID			0x7F37	/* AMIC */
+#define AMIC_ID_NOPREFIX	0x37	/* AMIC */
 
 #define ASD_ID			0x25	/* ASD, not listed in JEP106W */
 #define ASD_AE49F2008		0x52
@@ -226,7 +227,10 @@
 #define SST_39SF010		0xB5
 #define SST_39SF020		0xB6
 #define SST_39SF040		0xB7
+#define SST_39VF512		0xD4
+#define SST_39VF010		0xD5
 #define SST_39VF020		0xD6
+#define SST_39VF040		0xD7
 #define SST_49LF040B		0x50
 #define SST_49LF040		0x51
 #define SST_49LF020A		0x52

Modified: trunk/util/flashrom/flashchips.c
===================================================================
--- trunk/util/flashrom/flashchips.c	2008-05-11 16:13:24 UTC (rev 3298)
+++ trunk/util/flashrom/flashchips.c	2008-05-12 14:25:31 UTC (rev 3299)
@@ -73,7 +73,10 @@
 	{"SST",		"SST39SF010A",		SST_ID,		SST_39SF010,		128,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
 	{"SST",		"SST39SF020A",		SST_ID,		SST_39SF020,		256,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
 	{"SST",		"SST39SF040",		SST_ID,		SST_39SF040,		512,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
+	{"SST",		"SST39VF512",		SST_ID,		SST_39VF512,		64,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
+	{"SST",		"SST39VF010",		SST_ID,		SST_39VF010,		128,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
 	{"SST",		"SST39VF020",		SST_ID,		SST_39VF020,		256,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
+	{"SST",		"SST39VF040",		SST_ID,		SST_39VF040,		512,	4096,		TEST_UNTESTED,	probe_jedec,		erase_chip_jedec,		write_39sf020},
 // assume similar to 004B, ignoring data sheet
 	{"SST",		"SST49LF002A/B",	SST_ID,		SST_49LF002A,		256,	16 * 1024,	TEST_UNTESTED,	probe_sst_fwhub,	erase_sst_fwhub,		write_sst_fwhub},
 	{"SST",		"SST49LF003A/B",	SST_ID,		SST_49LF003A,		384,	64 * 1024,	TEST_UNTESTED,	probe_sst_fwhub,	erase_sst_fwhub,		write_sst_fwhub},





More information about the coreboot mailing list