[coreboot] v3 IRQ table strangeness

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Thu May 8 04:09:52 CEST 2008


is it intentional that irq_tables.h in all v3 AMD GeodeLX/CS5536 targets
lists the "NatSemi CS5535 ISA Bridge" at 00:0f.0 as interrupt router?

By the way, the dbe61 patch Mart sent tonight changes that for dbe61 to
the "CS5536 GeodeLink PCI South Bridge" at 00:12.0 as interrupt router.


More information about the coreboot mailing list