[coreboot] Via epia

Uwe Hermann uwe at hermann-uwe.de
Fri Mar 14 18:18:40 CET 2008


On Fri, Mar 14, 2008 at 02:45:05AM -0400, Corey Osgood wrote:
> On Thu, Mar 13, 2008 at 1:00 PM, jtd <jtd at mtnl.net.in> wrote:
> 
> > make bombs with
> >
> > static.c:44: error: `mainboard_via_idot_ops' undeclared here (not in a
> > function)
> > static.c:44: error: initializer element is not constant
> > static.c:44: error: (near initialization for `dev_root.chip_ops')
> > static.c:28: error: storage size of `mainboard_via_idot_info_0' isn't
> > known
> > make[1]: *** [static.o] Error 1
> > make[1]: Leaving directory
> > `/home/jtd/coreboot-v2/targets/via/idot/via_idot/normal'
> > make: *** [normal/coreboot.rom] Error 1
> >
> > what could be the problem?
> >  google is silent :-(
> >
> > --
> > Rgds
> > JTD
> >
> 
> you need to have a src/via/idot/mainboard.c with mainboard_via_idot_ops
> declared in it. See the same file for any other target for an example.

Please feel free post a patch for the board in early stages, doesn't
have to fully work, yet. It's usually better to get feedback early,
that'll reduce the time until the code gets committed.

Is this the VIA iDot PC3500E board btw? Please post some more info on
the board, e.g. lspci -tvnn, superiotool -dV for reference.


Thanks, Uwe.
-- 
http://www.hermann-uwe.de  | http://www.holsham-traders.de
http://www.crazy-hacks.org | http://www.unmaintained-free-software.org




More information about the coreboot mailing list