[coreboot] Possible support for Lippert Cool LiteRunner

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Wed Mar 12 00:48:38 CET 2008


On 11.03.2008 16:55, Frans Grotepass wrote:
> On Tuesday 11 March 2008, Jordan Crouse wrote:
>   
>> On 11/03/08 13:59 +0100, Frans Grotepass wrote:
>>     
>>> We use the Lippert Cool LiteRunner in a commercial application. The POST
>>> times of the Lippert BIOS is DISMAL to say the least. The embedded
>>> system takes 11 seconds to the lilo/grub stage.
>>>
>>>       
>> Thats a Geode GX/CS5535 based platform, for those who don't know.
>>
>> Official support for the GX/5535 isn't currently available, but the
>> Geode LX and CS5536 are supported and similar to the GX/5535 (the LX
>> is the newer version of the GX).  It shouldn't be too difficult to
>> add support for the GX, you can borrow much of the code from the LX.
>>
>> There are some other people on this list who are also interested in
>> supporting the GX and 5535, I'll let them speak up.
>>     
> I just had another detailed look at the components.
>
> We use the Cool Lite Runner2 (CLR2) board (due to the required Audio output)
>
> According to the coreboot site, V2 supports the GX1, GX2 and LX
> northbridges.
>
> The CLR2 has the CS5536 southbridge compared to the
> standard CLR having the CS5535. This is also supported.
>
> The Super I/O  is the Winbond63827HF and that is not supported, but
> supported in coreboot V3
>
> How much info is required of the rest of the board specifications?
>   

The Geode GX + CS5536 combination is new to me, but it also means you
should be able to reuse a lot more of the v3 code (no CS5535 support
required).
Actually, I'm pretty sure it will be even easier to modify the v3 code
to support your board because you only have to modify the LX code to
support GX and you can skip CS5535 support.

However, there are some targets in v2 which have the GX/CS5536
combination (AMD Rumba, OLPC rev_a+btest), so using v2 is also
definitely an option. Please be aware that support for the OLPC
mainboards may have bitrotted (and it had special OLPC-only code).


Regards,
Carl-Daniel




More information about the coreboot mailing list