[coreboot] flashrom problems on VIA EPIA

Peter Stuge peter at stuge.se
Thu Jan 17 14:55:40 CET 2008

On Thu, Jan 17, 2008 at 12:59:23PM +0000, George V. Adamov wrote:
> #./flashrom -w linuxbios.rom
> Calibrating delay loop... ok
> No LinuxBIOS table found
> Found chipset "VT8235": Enabling flash write... Ok
> Found board "VIA EPIA M/MII/... " Enabling flash write... Ok
> SST39SF020A found at physical address: 0xfffc0000
> Flash part is SST39SF020A (256Kb)
> linuxbios.rom: Bad address
> #
> so, I tried to save image from flash, and tried to flash whith
> saved image and got the same Bad address.
> Could somebody tell what the trouble is?

How big is your linuxbios.rom file?

Did you compile flashrom to run on the architecture where you are
executing it? If you're building with an i686 toolchain it could very
well generate code that does not run properly on the EPIA, which
doesn't have all of the i686 features.


More information about the coreboot mailing list