[coreboot] Run PCI rom before PCI bus scan??

Corey Osgood corey.osgood at gmail.com
Thu Feb 7 20:21:43 CET 2008


On Feb 7, 2008 12:45 PM, Marc Karasek <Marc.Karasek at sun.com> wrote:

> Let me add me two cents..
>
> I have dealt with the Intel MACs in the past so let me dreg up some
> memorries...
>
>  From what I recall,  you had a serial eeprom on the board that
> contained the init for the chip.  This was the 82545GM.


Hmm, no intel eeprom, but I do see a chip marked "atmel532", which google
says is a serial eeprom, less than half an inch from the southbridge.
Possible winner?

-Corey


> The eeprom image was protected by a CRC and if the CRC failed it would
> not load the image.  The device would also not be visible on the PCI Bus
> unless the eeprom was loaded.  I have attached the 82545 eeprom spec
> sheet (freely avail from Intel) maybe this will give you some insight.
>
> Intel has a program to read/update the paramters.  I never used it,
> mainly because I was on an embedded system running MIPS-Linux and they
> would only provide a x86 binary, no src code.   It took me a couple of
> iterations to get the eeprom right.  Maybe you can get the utility from
> Intel and dump the eeprom.
>
> What I do not understand is why you would be having problems with
> coreboot.  the only thing I can guess is the default eeprom is putting
> the MAC into a state that the BIOS must take it out of (maybe WoL).  Did
> you say you have the spec sheet for the part and it talks about the
> eeprom?
>
> /*********************
> Marc Karasek
> MTS
> Sun Microsystems
> mailto:marc.karasek at sun.com
> ph:770.360.6415
> *********************/
>
>
>
> Peter Stuge wrote:
> > On Tue, Feb 05, 2008 at 02:49:52PM -0500, Corey Osgood wrote:
> >
> >> "In the LAN controller the D0 state is partitioned into two substates
> >>
> >> and
> >>
> >> "The integrated LAN controller will be disabled if no Platform LAN
> >> Connect component is detected (See Section 5.2.1.3)."
> >>
> >>
> >> Any help?
> >>
> >
> > The first one isn't that interesting since it also implies that PCI
> > config regs are actually available.
> >
> > The second one, or rather section 5.2.1.3, could be interesting if
> > "Platform LAN Connect component" is usually found in the BIOS.
> >
> >
> > //Peter
> >
> >
>
> --
> coreboot mailing list
> coreboot at coreboot.org
> http://www.coreboot.org/mailman/listinfo/coreboot
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080207/1248e90d/attachment.html>


More information about the coreboot mailing list