[coreboot] VIA EPIA CN100000 is finally Working all.

Corey Osgood corey.osgood at gmail.com
Mon Feb 4 02:19:26 CET 2008

On Feb 3, 2008 10:49 AM, Urbez Santana Roma <urbez at linuxupc.upc.edu> wrote:

> Finally works, my mainboard complete, with the IDE +dma, network, usb,
> etc...
> I must only add the same that y have commented in my last email, for
> working the access of IDE , network, etc.
> Mainboard: VIA EPIA CN10000.
> Chipsets: VT8237 and CN700
> Cpu: C7
> Ram: 512MB DDR2 KVR533D2N4
> Linux Kernel: 2.6.22
> 1. Make a clone of the last posted code for CN700/C7 jetway mainboard of
> Corey Osgood, for your mainboard.
> 2. Set to 1 the 20 bit in the function sdram_enable() to all MRS RAM
> Commands. If not, the Kingstom
> Memory not initiates correctly.
> 3. comment the call to the function disable_sata(), if not, your normal
> ide not appears in the PCI config space.

Weird. This USED to work, I'm still trying to figure out how I messed it up.

4. Add the follow code to the end of the function main() in auto.c: if
> not, your normal IDE cannot use DMA and via-rhine, usb's, etc, not
> works.
>        //This enable the access of PCI devices to the PCI bus master?
>        pci_write_config8(cn700->d0f7, 0x57, 0x20);//was 0x01

As Rudolf said, this is supposed to be the address of the last dram bank, IE
how much ram the system has. Interestingly enough, although these registers
are in the northbridge's config space, they're actually set on the
southbridge, through the vlink. That's why some registers have to be set
both in d0f3 and d0f7. I'm setting this up now in d0f3 during raminit, so I
can just copy it over.

5. If you will that the FILO not confuses scanning PCI, you must add, to
> the end of main() in auto.c:
>    pci_write_config8(cn700->d1f0,0x19,0x1,CF8);//enable PCI-BRIGDE
>    pci_write_config8(cn700->d1f0,0x1a,0x1,CF8);

Huh? I think these are already set somewhere, perhaps c7_cpu_setup(). Might
not be in the older patch.

> 6. If you want that your BIOS, runs at the maximum CPU speed, in my
> case, the CPU starts
> with 800MHz, and i needed in the bios that works with 1000MHz. You can
> add this if u will:
> #define MSR_IA32_PERF_STATUS                    0x00000198
> #define MSR_IA32_PERF_CTL                       0x00000199
> #define MSR_IA32_MISC_ENABLE                    0x000001a0
>        msr_t msr;
>        print_debug("Enabling C7 Power Save\r\n");
>        msr=rdmsr(MSR_IA32_MISC_ENABLE);
>        if (!(msr.lo & 0x10000)) {msr.lo|
> 0x10000;wrmsr(MSR_IA32_MISC_ENABLE,msr);
>        msr=rdmsr(MSR_IA32_PERF_STATUS);
>        //TODO: wait CPU not busy bit 16 & 17 off (STATUS)
>        wrmsr(MSR_IA32_PERF_CTL, 0,  (hi&0xff00)| ((hi>>16)&0x00ff));
>        //Max multi Factor, and minimum voltage
>        //TODO: wait CPU transition bit 16 & 17 off (STATUS)

OK, I'll add this, thanks! Is this CPU-specific, or does this set any CPU to
the max speed?

> 7. If you will, you can generate your fadt.c and dsdt.c with the genfadt
> and gendsdt tool, or generate one new.
> 8. Force the ACPI in the kernel if not uses it with acpi=force
> 9. If you want that your kernel recognises lapic, you must change the
> kernel driver, for not ignore
> another Vendors differs of AMD and Intel, in the function "static int
> __init detect_init_APIC (void)" of the file ./arch/i386/kernel/apic.c
> End.

Thanks, this should be very helpful. I'll take your changes into account,
and have a fresh patch sometime soon. Watching the super bowl atm, but I
should have some time tomorrow.

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080203/d3e4ff63/attachment.html>

More information about the coreboot mailing list