[coreboot] r820 - in coreboot-v3: mainboard/amd/serengeti southbridge/amd/amd8111

[Stefan Reinauer]

ron minnich wrote:
> On Mon, Aug 25, 2008 at 4:37 AM, Stefan Reinauer <stepan at coresystems.de> wrote:
>   
>> ron minnich wrote:
>>     
>>> We *may* need a way to set the size of stage0 on a per-mainboard basis.
>>>
>>>       
>> Why? That sounds suspicious.
>>     
>
>
> geode users may not want us setting 32k stage0, but k8 may require it.
>   
Again, why?

Is the superio init code getting too complex? Or the "enable all flash"
code? Or CAR init? Did I miss something?


-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.de  • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866