[coreboot] r784 - in coreboot-v3: arch/x86 device mainboard/emulation/qemu-x86 mainboard/pcengines/alix1c mainboard/pcengines/alix2c3
svn at coreboot.org
svn at coreboot.org
Mon Aug 18 18:48:27 CEST 2008
Author: hailfinger
Date: 2008-08-18 18:48:27 +0200 (Mon, 18 Aug 2008)
New Revision: 784
Modified:
coreboot-v3/arch/x86/Kconfig
coreboot-v3/device/Kconfig
coreboot-v3/mainboard/emulation/qemu-x86/defconfig
coreboot-v3/mainboard/pcengines/alix1c/defconfig
coreboot-v3/mainboard/pcengines/alix2c3/defconfig
Log:
Fix Kconfig dependencies and update defconfigs.
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>
Acked-by: Ronald G. Minnich <rminnich at gmail.com>
Modified: coreboot-v3/arch/x86/Kconfig
===================================================================
--- coreboot-v3/arch/x86/Kconfig 2008-08-18 13:03:43 UTC (rev 783)
+++ coreboot-v3/arch/x86/Kconfig 2008-08-18 16:48:27 UTC (rev 784)
@@ -93,12 +93,14 @@
config LOGICAL_CPUS
hex
+ depends CPU_AMD_K8
default 1
help
How many logical CPUs there are. Fix me.
config MAX_PHYSICAL_CPUS
hex
+ depends CPU_AMD_K8
default 1
help
Max number of physical CPUs (sockets)
@@ -138,6 +140,7 @@
config SMP
boolean
+ depends CPU_I586 || CPU_AMD_K8
default 0
help
This option is used to enable certain functions to make
@@ -147,7 +150,7 @@
config IOAPIC
boolean
- depends ARCH_X86
+ depends ARCH_X86 && CPU_AMD_K8
default 0
help
If you want to configure an IOAPIC, set this.
@@ -216,6 +219,7 @@
config USBDEBUG_DIRECT
boolean
+ depends SOUTHBRIDGE_NVIDIA_MCP55
default 0
help
Determines if we enable USB Direct debugging. If you don't have a dongle,
Modified: coreboot-v3/device/Kconfig
===================================================================
--- coreboot-v3/device/Kconfig 2008-08-18 13:03:43 UTC (rev 783)
+++ coreboot-v3/device/Kconfig 2008-08-18 16:48:27 UTC (rev 784)
@@ -97,11 +97,13 @@
config PCI_64BIT_PREF_MEM
bool "64 bit prefetchable memory addresses"
+ depends CPU_AMD_K8
help
Enable support for 64-bit prefetchable memory addresses in PCI.
config HW_MEM_HOLE_SIZEK
hex "HW memory hole size in KB"
+ depends CPU_AMD_K8
default 0x1000
help
Some chipsets support setting up a "hole" at the top of memory. It is essentially
Modified: coreboot-v3/mainboard/emulation/qemu-x86/defconfig
===================================================================
--- coreboot-v3/mainboard/emulation/qemu-x86/defconfig 2008-08-18 13:03:43 UTC (rev 783)
+++ coreboot-v3/mainboard/emulation/qemu-x86/defconfig 2008-08-18 16:48:27 UTC (rev 784)
@@ -1,7 +1,7 @@
#
# Automatically generated make config: don't edit
-# coreboot version: 3.0.0
-# Thu Mar 13 07:13:17 2008
+# coreboot version: 3.0."782"
+# Mon Aug 18 18:45:49 2008
#
#
@@ -17,6 +17,7 @@
# CONFIG_VENDOR_ADL is not set
# CONFIG_VENDOR_AMD is not set
# CONFIG_VENDOR_ARTECGROUP is not set
+# CONFIG_VENDOR_GIGABYTE is not set
CONFIG_VENDOR_EMULATION=y
# CONFIG_VENDOR_PCENGINES is not set
CONFIG_MAINBOARD_DIR="emulation/qemu-x86"
@@ -31,6 +32,7 @@
CONFIG_ARCH="x86"
CONFIG_CPU_I586=y
CONFIG_OPTION_TABLE=y
+# CONFIG_SMP is not set
CONFIG_CARBASE=0x8f000
CONFIG_CARSIZE=0x1000
Modified: coreboot-v3/mainboard/pcengines/alix1c/defconfig
===================================================================
--- coreboot-v3/mainboard/pcengines/alix1c/defconfig 2008-08-18 13:03:43 UTC (rev 783)
+++ coreboot-v3/mainboard/pcengines/alix1c/defconfig 2008-08-18 16:48:27 UTC (rev 784)
@@ -1,7 +1,7 @@
#
# Automatically generated make config: don't edit
-# coreboot version: 3.0.0
-# Sun Feb 24 11:45:09 2008
+# coreboot version: 3.0."782"
+# Mon Aug 18 18:45:50 2008
#
#
@@ -18,10 +18,12 @@
# CONFIG_VENDOR_ADL is not set
# CONFIG_VENDOR_AMD is not set
# CONFIG_VENDOR_ARTECGROUP is not set
+# CONFIG_VENDOR_GIGABYTE is not set
# CONFIG_VENDOR_EMULATION is not set
CONFIG_VENDOR_PCENGINES=y
CONFIG_MAINBOARD_DIR="pcengines/alix1c"
CONFIG_BOARD_PCENGINES_ALIX1C=y
+# CONFIG_BOARD_PCENGINES_ALIX2C3 is not set
# CONFIG_COREBOOT_ROMSIZE_KB_128 is not set
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
CONFIG_COREBOOT_ROMSIZE_KB_512=y
Modified: coreboot-v3/mainboard/pcengines/alix2c3/defconfig
===================================================================
--- coreboot-v3/mainboard/pcengines/alix2c3/defconfig 2008-08-18 13:03:43 UTC (rev 783)
+++ coreboot-v3/mainboard/pcengines/alix2c3/defconfig 2008-08-18 16:48:27 UTC (rev 784)
@@ -1,7 +1,7 @@
#
# Automatically generated make config: don't edit
-# coreboot version: 3.0."656"'
-# Wed Apr 9 20:59:03 2008
+# coreboot version: 3.0."782"
+# Mon Aug 18 18:45:50 2008
#
#
@@ -17,6 +17,7 @@
# CONFIG_VENDOR_ADL is not set
# CONFIG_VENDOR_AMD is not set
# CONFIG_VENDOR_ARTECGROUP is not set
+# CONFIG_VENDOR_GIGABYTE is not set
# CONFIG_VENDOR_EMULATION is not set
CONFIG_VENDOR_PCENGINES=y
CONFIG_MAINBOARD_DIR="pcengines/alix2c3"
More information about the coreboot
mailing list