[coreboot] v3 and partially memory-mapped ROMs

Stefan Reinauer stepan at coresystems.de
Mon Aug 4 12:41:57 CEST 2008


Carl-Daniel Hailfinger wrote:
> Hi,
>
> this problem has been mentioned by me in the past, but I'd like to
> remind people of it now that we're working on a M57SLI port to v3.
>
> The LAR code and lots of other places can't cope with partially mapped
> ROMs. There are two options:
>   
Are you talking about ROMs that can not be mapped completely at all?
Have you encountered any of these anywhere? If so I would like to know
what systems that were.

In any other case, the bootblock's duty is to enable full mapping of the
chip.



-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866





More information about the coreboot mailing list