[coreboot] i2c-i810 code

joe at smittys.pointclark.net joe at smittys.pointclark.net
Tue Apr 8 12:47:44 CEST 2008


Quoting joe at smittys.pointclark.net:

> Quoting Uwe Hermann <uwe at hermann-uwe.de>:
>
>> On Mon, Apr 07, 2008 at 08:18:20AM -0400, joe at smittys.pointclark.net wrote:
>>> What do you guys think about this? Is there any licensing issues I
>>> should be worried about??
>>
>> Are we talking about this file?
>> http://lm-sensors.org/browser/lm-sensors/trunk/kernel/busses/i2c-i810.c
>>
> Yes
>>
>> If yes, there is no problem. It's GPLv2-or-later and can be copied into
>> our repo (and adapted as needed), no problem. Just keep the complete
>> license header intact, of course.
>>
>> The question is how much of that code you need, lots of it looks very
>> Linux-specific and would need quite some modifications.
> Yes
>> It might be
>> easier to write your own code from scratch for coreboot.
>>
> Probibly, but I could use certian functions from this code.
>>
>> What exactly do you intend to do? Where's this code needed?
>>
> This code will enable communications with the Conexant CX25873 tv-out
> chip via i2c through the northbridge GPIO lines. Then I can program
> the tv-out registers and initialize it. I'm still not exactly sure
> where this code will run. If can run before VGA is initialized that
> would be great. But it may have to run after, to get the correct clock
> and timing signals from the northbridge graphics, which means a
> modification to the coreboot core code.
>
Anyone know from what file the vga device init code is from???

Initializing devices...
Root Device init
PCI: 00:00.0 init
Northbridge init
PCI: 00:02.0 init <<<- WHERE IS THIS???
rom address for PCI: 00:02.0 = fff00000
PCI Expansion ROM, signature 0xaa55, INIT size 0x10000, data ptr 0x0040
PCI ROM Image, Vendor 8086, Device 3577,
PCI ROM Image,  Class Code 030000, Code Type 00
copying VGA ROM Image from 0xfff00000 to 0xc0000, 0x10000 bytes
entering emulator
halt_sys: file  
/home/joe/coreboot-v2/src/devices/emulator/x86emu/ops.c, line 4387
PCI: 00:1d.0 init
PCI: 00:1d.1 init



Thanks - Joe




More information about the coreboot mailing list