[coreboot] [PATCH] Halt TCO timer on Intel 3100 chipset

joe at smittys.pointclark.net joe at smittys.pointclark.net
Thu Apr 3 19:06:34 CEST 2008

Quoting Ed Swierk <eswierk at arastra.com>:

> On Thu, Apr 3, 2008 at 9:34 AM,  <joe at smittys.pointclark.net> wrote:
>>  Wow your right:-) Looks like the only difference is the I/O Base address is
>> 0x00000500 on the ICH series, this should be simple than. Thanks for laying
>> down the base code Ed :-)
> I'm not sure what you mean--you get to choose the base address for the
> ACPI I/O registers, and you program that into the ACPIBASE register
> (offset 0x40 in the LPC device's config space). The  choice is fairly
> arbitrary, as this code runs very early during the boot process, well
> before most other I/O regions are allocated. Just don't overlap some
> important I/O address like 0x3f8 (owned by the serial port).
> --Ed
I'm not sure what you mean?? I can't just pick any old base address  
for the ACPI I/O registers, it is already pre-determined in  
i82801xx_lpc.c at 0x00000500. So all I need to do is set  
ACPIBASE(00000500h) +
TCOBASE(60h) + TCO1_CNT(08h) = 0x00000568 bit 11 to 1, it's that  
simple. I know this will run early before i82801xx_lpc.c but we don't  
want any conflicts do we?

Thanks - Joe

More information about the coreboot mailing list