[LinuxBIOS] Ethernet problem with GeodeLX (db800) with running lxbios

Marc Jones marc.jones at amd.com
Tue Sep 25 19:09:46 CEST 2007

Steffen D. wrote:
> Marc Jones schrieb
>> #define PIRQB 11
>> to
>> #define PIRQB 5
>> This will move audio and eth0 to 5 while USB will be on 10 and 11.
>> Marc
> I changed this and nothing happens - i have put lspci ouput and irq 
> source in the attachment...
> 00:0d.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL-8169 
> Gigabit Ethernet (rev 10)
>        Subsystem: Realtek Semiconductor Co., Ltd. RTL-8169 Gigabit Ethernet
>        Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- 
> ParErr+ Stepping- SERR+ FastB2B-
>        Status: Cap+ 66MHz+ UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- 
> <TAbort- <MAbort- >SERR- <PERR-
>        Latency: 64 (8000ns min, 16000ns max), Cache Line Size: 64 bytes
>        Interrupt: pin A routed to IRQ 11
>        Region 0: I/O ports at 1000 [size=256]
>        Region 1: Memory at fe019000 (32-bit, non-prefetchable) [size=256]
>        Expansion ROM at ffec0000 [disabled] [size=128K]
>        Capabilities: [dc] Power Management version 2
>                Flags: PMEClk- DSI- D1+ D2+ AuxCurrent=0mA 
> PME(D0-,D1+,D2+,D3hot+,D3cold-)
>                Status: D0 PME-Enable- DSel=0 DScale=0 PME-
> ... seems that it doenst change the IRQ?
> regards,
> steffen

That change should work. Either is didn't rebuild or there ROM didn't 
flash or some other problem. You should try again with a clean make etc.

The change of PIRQB affect the following line of the IRQ routing table:
	 {0x00, (0x0D << 3) | 0x0, {{L_PIRQB, M_PIRQB}, {0x00, 0x00}, {0x00, 
0x00}, {0x00, 0x00}}, 0x0, 0x0},	/* ethernet */

Device 0d:0 only has 1 IRQ and it will be set to 5 if you follow the 
defines back.

Based on looking at your lspci output, I don't think this or the 
busmaster comment from the other email is the problem.

In the future lspci -xxx or lspci -xxxvvv is the most useful for making 


Marc Jones
Senior Firmware Engineer
(970) 226-9684 Office
mailto:Marc.Jones at amd.com

More information about the coreboot mailing list