[LinuxBIOS] 82801xx_pci.c

joe at smittys.pointclark.net joe at smittys.pointclark.net
Fri Sep 14 09:53:55 CEST 2007


FYI:

/* i82801er has this commented out, wonder why? */
/* System error enable */
reg32 = pci_read_config32(dev, 0x04);
reg32 |= (1 << 8);	/* SERR# Enable */
reg32 |= (1 << 6);	/* Parity Error Response */
pci_write_config32(dev, 0x04, reg32);

I don't know about the i82801er, but as far as the i82801DB this is a  
16 bit register not 32. I think this was commented out because it  
already gets done in pci_device.c in the pci_bus_enable_resources()  
function. Is there any benifits from setting it twice??

Thanks - Joe




More information about the coreboot mailing list