[LinuxBIOS] badly initialized (?) pci bridge on the M57SLI (with irq table and mptable)

Ward Vandewege ward at gnu.org
Thu Oct 4 15:07:27 CEST 2007

On Thu, Oct 04, 2007 at 05:32:21AM +0200, echelon at free.fr wrote:
> I propose:
> $(LB)/src/mainboard/gigabyte/m57sli/cache_as_ram_auto.c
> 138c138
> <  RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+38, 0x00, 0x44,/* GPIO39 PCI_GNT3 */ \
> ---
> >  RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+38, 0x00, 0x68,/* GPIO39 PCI_GNT3 */ \
> My vga pci card and a pci network card are recognised with this under LinuxBIOS!
> I don't understand why this works, but it works..
> (I will explain tomorrow how I found this value)

Owwww, please *do* tell how you figured this one out!

> Please can someone validate my change?

I don't have a V2 yet that has been hardware modded, but perhaps I can try it
on a V1 today, I'll see.


Ward Vandewege <ward at fsf.org>
Free Software Foundation - Senior System Administrator

More information about the coreboot mailing list