[LinuxBIOS] Added mainboard commell/lv671 and compile works, but ...

Stefan Reinauer stepan at coresystems.de
Wed Jun 6 02:27:25 CEST 2007


* Dieter Bloms <dieter at bloms.de> [070605 08:01]:
> > I will go read the ICH4 data sheet some more on thursday to figure
> > something out.
> > 
> > I have a very similar problem with a very similar board, but I did not
> > try 4e yet. Chances are that it's a similar problem.
> 
> hopefully.
> 
> Many thanks for your support !
 
Ok, I have something for a quick try. Can you add the following code to
auto.c and try enabling serial once with 2e and once with 4e afterwards?

You might have to adapt the PCI ID of the south bridge's LPC interface
device (24cc in the below example)

The code won't patch, but it should serve as a template

Just so we see whether this makes it work.

+++ auto.c      (working copy)
@@ -69,6 +69,8 @@
                },
        };

+       unsigned int dev;
+
        if (bist == 0) {
                early_mtrr_init();
 #if 0
@@ -76,7 +78,11 @@
                init_timer();
 #endif
        }
-
+
+       // enable the decoding of superio ranges to the LPC interface
+       dev = pci_locate_device(PCI_ID(0x8086, 0x24cc), 0);
+       pci_write_config16(dev, 0xE6, 0x 3cff);
+
         w83627hf_enable_serial(SERIAL_DEV, TTYS0_BASE);
         uart_init();
         console_init();




-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866




More information about the coreboot mailing list