[LinuxBIOS] Intel 440bx

Corey Osgood corey_osgood at verizon.net
Mon Feb 26 22:24:04 CET 2007

Al Boldi wrote:
> Uwe Hermann wrote:
>> On Sun, Feb 25, 2007 at 07:40:55PM -0500, Corey Osgood wrote:
>>> Uwe Hermann wrote:
>>>> On Thu, Dec 07, 2006 at 08:02:17PM +0100, Shaddam Corrino IV wrote:
>>>>> Any news on 440BX platform?
>>>> Hm, not yet. I'm stuck a bit as I cannot get the RAM to work when
>>>> hardcoding the registers. As soon as that works it's only a matter of
>>>> (not too much) time to get the generic code to work.
>>> Have you had any luck with this? I'm tinkering around with my asus p2-99
>>> (440zx) while I wait for a POST card to come in for the other toy.
>> Nope, sorry. I tried on a Gigabyte GA-6BXC and on an Asus P2B board, but
>> I can't seem to find out where the problem lies.
>> Is anybody with such a board out there who could test/debug my code?
> Of course.  Can you post a tarball link?

I'm currently playing with the raminit.c that I've attached, it's from
one of his old posts. Uwe, have you done anything more since this? And
do you have a new northbridge.c also? Mine's a hack from what was there
(fixing regs, etc), I have no idea if it works right or not.

>> Maybe I'm just too stupid to see an obious error...
> What I can't understand, why does v1 work whereas v2 doesn't?

Probably because the code currently in the svn looks for the vt8601, and
attempts to program the wrong registers :-p And btw, there's a big
difference between another set of eyes catching something and just being
stupid. Just out of curiousity, in sdram_set_registers, are those values
you decided to send, or ones from a running system?

> Can you post a working v1 tarball link as well?


-------------- next part --------------
A non-text attachment was scrubbed...
Name: raminit.c
Type: text/x-csrc
Size: 8686 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20070226/b9763a2c/attachment.c>

More information about the coreboot mailing list