[LinuxBIOS] SSE 128 bits in C7

Urbez Santana Roma urbez at linuxupc.upc.edu
Sat Dec 29 08:15:06 CET 2007

Thanks for answer Rudolf, the CPU can SSE and SSE2, when runs with
normal BIOS the instruction "movd %eax,%xmm0" works in, but if the
linuxbios need working with sse and sse2 with a microKernel for
example, this instruction produces a exception.

My contents of the /proc/cpuinfo says: 

processor       : 0
vendor_id       : CentaurHauls
cpu family      : 6
model           : 10
model name      : VIA Esther processor 1000MHz
stepping        : 9
cpu MHz         : 65535.000
cache size      : 128 KB
fdiv_bug        : no
hlt_bug         : no
f00f_bug        : no
coma_bug        : no
fpu             : yes
fpu_exception   : yes
cpuid level     : 1
wp              : yes
flags           : fpu vme de pse tsc msr pae mce sep mtrr pge cmov pat
clflush acpi mmx fxsr sse sse2 tm up pni est tm2 rng rng_en ace ace_en
ace2 ace2_en phe phe_en pmm pmm_en
bogomips        : 1598.31
clflush size    : 64

The problem is that the BIOS must enable XMM registers or the flags from
CR4? if not 
only works MMX registers with SSE and SSE2 integer addons.

And i not known what must this CPU for enable it, or all CPU's.

Lots of thanks if one can help me!.

El vie, 28-12-2007 a las 21:24 +0100, Rudolf Marek escribió:
> Hi,
> You need to have CPU of model 9.
> What cat /proc/cpuinfo says?
> (or apt-get install cpuid; cpuid )
> Thanks,
> Rudolf

More information about the coreboot mailing list