[LinuxBIOS] Random Bios Postcodes after 0x88 with 440BX

Corey Osgood corey_osgood at verizon.net
Fri Apr 27 09:15:28 CEST 2007

roger wrote:
> On Thu, 2007-04-26 at 23:35 -0700, roger wrote:
>> On Fri, 2007-04-27 at 00:45 +0200, Uwe Hermann wrote:
>>> Strange, the patch looks correct. Have you tried all variations in this
>>> line (0x2e, 0x4e, 0x3f0, 0x3f8)?
>> I'm not sure exactly which iobase ports I haven't tried.
>> But I just realized.  We're not assigning a iobase to the port yet..
>> this is just needed for early_serial.c to get an initial console
>> correct?
>> If so, my bag.  Although 0x3f8 should work, I should really try all of
>> them then.
> Just a quick note, from the success I've just experienced with the
> LinuxBiosV2 on my Tyan S1832DL board just now, console_init seems not to
> be taking place at all.  The DFI P2XBL post codes go in a regular
> session "0x80 > 0x88 > 0xE7 (or whatever)" and takes a span of several
> seconds.  Linuxbios boots in milliseconds.  I should be seeing tons of
> stuff coming out on the serial port, but nothing.
Remove everything but the serial stuff (and mtrr init) from auto.c, and 
see if those post codes still appear. I suspect that port 80 is being 
used for a timer, and that's what you're seeing.


More information about the coreboot mailing list