[LinuxBIOS] LB GCC-4.1.1 & Filo

steve yannalfo fourstar10_2000 at yahoo.com
Thu Sep 14 19:45:01 CEST 2006


After upgrading to gcc-4.1.1 from gcc-3.4.4: not a single LB image will boot.

LB is the correct size.
Filo Builds.
LB detects all the hardware.
LB finds the kernel.
LB starts to load the kernel.... then SOFT RESET.
I have not changed any of my configurations & have done comparisons between gcc-3.4.1 & 4.1.1:

I think it may be a problem with Filo, but I am not sure.
Any Ideas?


LinuxBIOS-1.1.8_mb06048_Fallback Thu Sep 14 11:57:09 EDT 2006 starting...
resourcemap.c is setting up resources
(0,1) link=01
(1,0) link=02
02 nodes initialized.
SBLink=02
NC node|link=00
        busn=40
NC node|link=02
SMBus controller enabled
Ram1.00
Ram1.01
Ram2.00
Ram2.01
Ram3
Initializing memory:  done
Initializing memory:  done
Ram4
v_esp=000cfd8c
testx = 5a5a5a5a
Copying data from cache to ram -- switching to use ram as stack... Done
testx = 5a5a5a5a
Disabling cache as ram now
Clearing initial memory region: Done
Copying LinuxBIOS to ram.
src=fffe0000
dst=00004000
linxbios_ram.bin   length = 000240fc
Jumping to LinuxBIOS.
LinuxBIOS-1.1.8_mb06048_Fallback Thu Sep 14 11:57:09 EDT 2006 booting...
Enumerating buses...
PCI_DOMAIN: 0000 enabled
APIC_CLUSTER: 0 enabled
PCI: Scanning Bus 0
PCI: 00:18.0 [1022/1100] enabled
PCI: 00:18.1 [1022/1101] enabled
PCI: 00:18.2 [1022/1102] enabled
PCI: 00:18.3 [1022/1103] enabled
PCI: 00:19.0 [1022/1100] enabled
PCI: 00:19.1 [1022/1101] enabled
PCI: 00:19.2 [1022/1102] enabled
PCI: 00:19.3 [1022/1103] enabled
PCI: 01:00.0 [1022/7458] enabled
PCI: 01:01.0 [1022/7458] enabled next_unitid: 0003
PCI: Scanning Bus 1
PCI: 01:01.0 [1022/7458] enabled
PCI: 01:01.1 [1022/7459] enabled
PCI: 01:02.0 [1022/7458] enabled
PCI: 01:02.1 [1022/7459] enabled
PCI: Scanning Bus 2
PCI: Found 2 Sub Busses
PCI: 02: 133MHz PCI-X sstatus=60c3 rev=11
PCI: Scanning Bus 3
PCI: 03:01.0 [1002/4c66] enabled
PCI: Found 3 Sub Busses
PCI: 03: Conventional PCI sstatus=6003 rev=11
PCI: Found 3 Sub Busses
PCI: 04:00.0 [10de/005e] enabled
PCI: 04:00.0 [10de/005e] enabled next_unitid: 000f
PCI: 04:06.0
PCI: 04:09.0
PCI: 04:0a.0
PCI: 04:0b.0
PCI: 04:0c.0
PCI: 04:0d.0
PCI: 04:0e.0
HT: Left over static devices.  Check your Config.lb
PCI: Scanning Bus 4
PCI: 04:00.0 [10de/005e] enabled
PCI: 04:01.0 [10de/0051] enabled
PCI: 04:01.1 [10de/0052] enabled
PCI: 04:02.0 [10de/005a] enabled
PCI: 04:02.1 [10de/005b] enabled
PCI: 04:04.0 [10de/0059] enabled
PCI: 04:04.1 [10de/0058] enabled
PCI: 04:06.0 [10de/0053] enabled
PCI: 04:07.0 [10de/0054] enabled
PCI: 04:08.0 [10de/0055] enabled
PCI: 04:09.0 [10de/005c] enabled
PCI: 04:0a.0 [10de/0057] enabled
PCI: 04:0b.0 [10de/005d] enabled
PCI: 04:0c.0 [10de/005d] enabled
PCI: 04:0d.0 [10de/005d] enabled
PCI: 04:0e.0 [10de/005d] enabled
PNP: 002e.0 disabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 enabled
PNP: 002e.5 enabled
PNP: 002e.6 disabled
PNP: 002e.7 disabled
PNP: 002e.8 disabled
PNP: 002e.9 disabled
PNP: 002e.a disabled
PNP: 002e.b enabled
smbus: PCI: 04:01.1[0]->I2C: 01:50 enabled
smbus: PCI: 04:01.1[0]->I2C: 01:51 enabled
PCI: Scanning Bus 5
PCI: Found 5 Sub Busses
PCI: Scanning Bus 6
PCI: 06:00.0 [11ab/4360] enabled
PCI: Found 6 Sub Busses
PCI: Scanning Bus 7
PCI: Found 7 Sub Busses
PCI: Scanning Bus 8
PCI: 08:00.0 [11ab/4360] enabled
PCI: Found 8 Sub Busses
PCI: Scanning Bus 9
PCI: Found 9 Sub Busses
PCI: Found 9 Sub Busses
PCI: Found 9 Sub Busses
  PCI: 00:18.3 siblings=1
CPU: APIC: 00 enabled
CPU: APIC: 01 enabled
  PCI: 00:19.3 siblings=1
CPU: APIC: 02 enabled
CPU: APIC: 03 enabled
done
Allocating resources...
Reading resources...
PCI: 01:01.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 2 io
PCI: 01:01.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 2 prefmem
PCI: 01:01.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 2 mem
PCI: 04:09.0 1c <- [0x000000f000 - 0x000000efff] bus 5 io
PCI: 04:09.0 24 <- [0x00fff00000 - 0x00ffefffff] bus 5 prefmem
PCI: 04:09.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 5 mem
PCI: 04:0b.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 6 prefmem
PCI: 04:0c.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 7 io
PCI: 04:0c.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 7 prefmem
PCI: 04:0c.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 7 mem
PCI: 04:0d.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 8 prefmem
PCI: 04:0e.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 9 io
PCI: 04:0e.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 9 prefmem
PCI: 04:0e.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 9 mem
Done reading resources.
Allocating VGA resource PCI: 03:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 01:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI_DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Setting resources...
VGA: PCI: 00:18.0 (aka node 0) link 0 has VGA device
PCI: 00:18.0 1d8 <- [0x0000006000 - 0x0000006fff] io <node 0 link 0>
PCI: 00:18.0 1b8 <- [0x00f0000000 - 0x00f7ffffff] prefmem <node 0 link 0>
PCI: 00:18.0 1b0 <- [0x00fc300000 - 0x00fc4fffff] mem <node 0 link 0>
PCI: 00:18.0 1d2 <- [0x0000001000 - 0x0000005fff] io <node 0 link 2>
PCI: 00:18.0 1aa <- [0x00fc500000 - 0x00fc4fffff] prefmem <node 0 link 2>
PCI: 00:18.0 1a2 <- [0x00fc000000 - 0x00fc2fffff] mem <node 0 link 2>
PCI: 01:01.1 10 <- [0x00fc400000 - 0x00fc400fff] mem64
PCI: 01:02.0 1c <- [0x0000006000 - 0x0000006fff] bus 3 io
PCI: 01:02.0 24 <- [0x00f0000000 - 0x00f7ffffff] bus 3 prefmem
PCI: 01:02.0 20 <- [0x00fc300000 - 0x00fc3fffff] bus 3 mem
PCI: 03:01.0 10 <- [0x00f0000000 - 0x00f7ffffff] prefmem
PCI: 03:01.0 14 <- [0x0000006000 - 0x00000060ff] io
PCI: 03:01.0 18 <- [0x00fc300000 - 0x00fc30ffff] mem
PCI: 03:01.0 30 <- [0x00fff80000 - 0x00fff9ffff] romem
PCI: 01:02.1 10 <- [0x00fc401000 - 0x00fc401fff] mem64
PCI: 04:01.0 10 <- [0x0000004800 - 0x000000487f] io
PCI: 04:01.0 14 <- [0x00fc200000 - 0x00fc200fff] mem
PCI: 04:01.0 60 <- [0x0000003000 - 0x00000030ff] io
PCI: 04:01.0 64 <- [0x0000003400 - 0x00000034ff] io
PCI: 04:01.0 68 <- [0x0000003800 - 0x00000038ff] io
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] irq
PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] io
PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] irq
PNP: 002e.b 60 <- [0x0000000290 - 0x0000000297] io
PNP: 002e.b 70 <- [0x0000000005 - 0x0000000005] irq
PCI: 04:01.1 10 <- [0x0000004c80 - 0x0000004c9f] io
PCI: 04:01.1 20 <- [0x0000004c00 - 0x0000004c3f] io
PCI: 04:01.1 24 <- [0x0000004c40 - 0x0000004c7f] io
PCI: 04:02.0 10 <- [0x00fc201000 - 0x00fc201fff] mem
PCI: 04:02.1 10 <- [0x00fc207000 - 0x00fc2070ff] mem
PCI: 04:04.0 10 <- [0x0000003c00 - 0x0000003cff] io
PCI: 04:04.0 14 <- [0x0000004000 - 0x00000040ff] io
PCI: 04:04.0 18 <- [0x00fc202000 - 0x00fc202fff] mem
PCI: 04:04.1 10 <- [0x0000004400 - 0x00000044ff] io
PCI: 04:04.1 14 <- [0x0000004880 - 0x00000048ff] io
PCI: 04:04.1 18 <- [0x00fc203000 - 0x00fc203fff] mem
PCI: 04:06.0 20 <- [0x0000004ca0 - 0x0000004caf] io
PCI: 04:07.0 10 <- [0x0000004cd0 - 0x0000004cd7] io
PCI: 04:07.0 14 <- [0x0000005010 - 0x0000005013] io
PCI: 04:07.0 18 <- [0x0000004ce0 - 0x0000004ce7] io
PCI: 04:07.0 1c <- [0x0000005020 - 0x0000005023] io
PCI: 04:07.0 20 <- [0x0000004cb0 - 0x0000004cbf] io
PCI: 04:07.0 24 <- [0x00fc204000 - 0x00fc204fff] mem
PCI: 04:08.0 10 <- [0x0000004cf0 - 0x0000004cf7] io
PCI: 04:08.0 14 <- [0x0000005030 - 0x0000005033] io
PCI: 04:08.0 18 <- [0x0000004d00 - 0x0000004d07] io
PCI: 04:08.0 1c <- [0x0000005040 - 0x0000005043] io
PCI: 04:08.0 20 <- [0x0000004cc0 - 0x0000004ccf] io
PCI: 04:08.0 24 <- [0x00fc205000 - 0x00fc205fff] mem
PCI: 04:0a.0 10 <- [0x00fc206000 - 0x00fc206fff] mem
PCI: 04:0a.0 14 <- [0x0000005000 - 0x0000005007] io
PCI: 04:0b.0 1c <- [0x0000001000 - 0x0000001fff] bus 6 io
PCI: 04:0b.0 20 <- [0x00fc000000 - 0x00fc0fffff] bus 6 mem
PCI: 06:00.0 10 <- [0x00fc020000 - 0x00fc023fff] mem64
PCI: 06:00.0 18 <- [0x0000001000 - 0x00000010ff] io
PCI: 06:00.0 30 <- [0x00fc000000 - 0x00fc01ffff] romem
PCI: 04:0d.0 1c <- [0x0000002000 - 0x0000002fff] bus 8 io
PCI: 04:0d.0 20 <- [0x00fc100000 - 0x00fc1fffff] bus 8 mem
PCI: 08:00.0 10 <- [0x00fc120000 - 0x00fc123fff] mem64
PCI: 08:00.0 18 <- [0x0000002000 - 0x00000020ff] io
PCI: 08:00.0 30 <- [0x00fc100000 - 0x00fc11ffff] romem
PCI: 00:18.3 94 <- [0x00f8000000 - 0x00fbffffff] mem <gart>
PCI: 00:19.3 94 <- [0x00f8000000 - 0x00fbffffff] mem <gart>
Done setting resources.
Done allocating resources.
Enabling resources...
PCI: 00:18.0 cmd <- 140
PCI: 01:01.0 bridge ctrl <- 0003
PCI: 01:01.0 cmd <- 140
PCI: 01:01.1 subsystem <- 1111/1111
PCI: 01:01.1 cmd <- 146
PCI: 01:02.0 bridge ctrl <- 000b
PCI: 01:02.0 cmd <- 147
PCI: 03:01.0 subsystem <- 1111/1111
PCI: 03:01.0 cmd <- 1c3
PCI: 01:02.1 subsystem <- 1111/1111
PCI: 01:02.1 cmd <- 146
PCI: 04:00.0 subsystem <- 1111/1111
PCI: 04:00.0 cmd <- 146
PCI: 04:01.0 subsystem <- 1111/1111
PCI: 04:01.0 cmd <- 14f
ck804 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
ck804 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
ck804 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
ck804 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
ck804 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000297
PCI: 04:01.1 subsystem <- 1111/1111
PCI: 04:01.1 cmd <- 141
PCI: 04:02.0 subsystem <- 1111/1111
PCI: 04:02.0 cmd <- 142
PCI: 04:02.1 subsystem <- 1111/1111
PCI: 04:02.1 cmd <- 142
PCI: 04:04.0 subsystem <- 1111/1111
PCI: 04:04.0 cmd <- 143
PCI: 04:04.1 subsystem <- 1111/1111
PCI: 04:04.1 cmd <- 143
PCI: 04:06.0 subsystem <- 1111/1111
PCI: 04:06.0 cmd <- 141
PCI: 04:07.0 subsystem <- 1111/1111
PCI: 04:07.0 cmd <- 143
PCI: 04:08.0 subsystem <- 1111/1111
PCI: 04:08.0 cmd <- 143
PCI: 04:09.0 bridge ctrl <- 0003
PCI: 04:09.0 cmd <- 140
PCI: 04:0a.0 subsystem <- 1111/1111
PCI: 04:0a.0 cmd <- 143
PCI: 04:0b.0 bridge ctrl <- 0003
PCI: 04:0b.0 cmd <- 147
PCI: 06:00.0 cmd <- 143
PCI: 04:0c.0 bridge ctrl <- 0003
PCI: 04:0c.0 cmd <- 140
PCI: 04:0d.0 bridge ctrl <- 0003
PCI: 04:0d.0 cmd <- 147
PCI: 08:00.0 cmd <- 143
PCI: 04:0e.0 bridge ctrl <- 0003
PCI: 04:0e.0 cmd <- 140
PCI: 00:18.1 subsystem <- 1111/1111
PCI: 00:18.1 cmd <- 140
PCI: 00:18.2 subsystem <- 1111/1111
PCI: 00:18.2 cmd <- 140
PCI: 00:18.3 cmd <- 140
PCI: 00:19.0 cmd <- 140
PCI: 00:19.1 subsystem <- 1111/1111
PCI: 00:19.1 cmd <- 140
PCI: 00:19.2 subsystem <- 1111/1111
PCI: 00:19.2 cmd <- 140
PCI: 00:19.3 cmd <- 140
done.
Initializing devices...
Root Device init
PCI: 00:18.0 init
PCI: 01:01.0 init
PCI: 01:01.1 init
PCI: 01:02.0 init
PCI: 03:01.0 init
rom address for PCI: 03:01.0 = fff80000
copying VGA ROM Image from 0xfff80000 to 0xc0000, 0xf000 bytes
entering emulator
halt_sys: file /work/bios/linuxbios/src/devices/emulator/x86emu/ops.c, line 4387
PCI: 01:02.1 init
PCI: 04:01.0 init
set power on after power fail
RTC Init
Invalid CMOS LB checksum
PNP: 002e.2 init
PNP: 002e.3 init
PNP: 002e.5 init
PNP: 002e.b init
PCI: 04:02.1 init
PCI: 04:07.0 init
SATA S  SATA P
PCI: 04:08.0 init
SATA S  SATA P
PCI: 04:06.0 init
IDE1    IDE0
PCI: 04:09.0 init
dev_root mem base = 0x00f0000000
[0x50] <-- 0xf0000000
PCI: 04:0a.0 init
PCI: 04:0b.0 init
PCI: 04:0c.0 init
PCI: 04:0d.0 init
PCI: 04:0e.0 init
PCI: 00:18.1 init
PCI: 00:18.2 init
PCI: 00:18.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:19.0 init
PCI: 00:19.1 init
PCI: 00:19.2 init
PCI: 00:19.3 init
NB: Function 3 Misc Control.. done.
APIC_CLUSTER: 0 init
Initializing CPU #0
CPU: vendor AMD device 20f12
Enabling cache

Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base:    0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

microcode: equivalent processor rev id  = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d  success
CPU model Dual Core AMD Opteron(tm) Processor 265 HE
Setting up local apic... apic_id: 0 done.
Clearing memory 2048K - 2097152K: ------------------------------- done
CPU #0 Initialized
Initializing CPU #1
CPU: vendor AMD device 20f12
Enabling cache

Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base:    0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

microcode: equivalent processor rev id  = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d  success
CPU model Dual Core AMD Opteron(tm) Processor 265 HE
Setting up local apic... apic_id: 1 done.
CPU #1 Initialized
Initializing CPU #2
CPU: vendor AMD device 20f12
Enabling cache

Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base:    0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

microcode: equivalent processor rev id  = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d  success
CPU model Dual Core AMD Opteron(tm) Processor 265 HE
Setting up local apic... apic_id: 2 done.
Clearing memory 2097152K - 5242880K: ----------------++++++++++++++++ done
CPU #2 Initialized
Initializing CPU #3
Waiting for 1 CPUS to stop
CPU: vendor AMD device 20f12
Enabling cache

Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base:    0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

microcode: equivalent processor rev id  = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d  success
CPU model Dual Core AMD Opteron(tm) Processor 265 HE
Setting up local apic... apic_id: 3 done.
CPU #3 Initialized
All AP CPUs stopped
PCI: 06:00.0 init
rom address for PCI: 06:00.0 = fc000000
Incorrect Expansion ROM Header Signature ffff
PCI: 08:00.0 init
rom address for PCI: 08:00.0 = fc100000
Incorrect Expansion ROM Header Signature ffff
Devices initialized
Writing IRQ routing tables to 0xf0000...done.
BUS:  0 is 0x9e
BUS:  1 is 0xa6
BUS:  2 is 0xae
BUS:  3 is 0xb6
BUS:  4 is 0xbe
BUS:  5 is 0xc6
BUS:  6 is 0xce
BUS:  7 is 0xd6
BUS:  8 is 0xde
BUS:  9 is 0xe6
BUS:  10 is 0xee
BUS:  1 is 0xf6
BUS:  2 is 0xfe
BUS:  3 is 0x106
IOAPIC: 4 version 0x11 @  0xfc200000
IOAPIC: 5 version 0x11 @  0xfc400000
IOAPIC: 6 version 0x11 @  0xfc401000

Mapping:  4:1.1         ->      apic 4, irq 10
Mapping:  4:2.0         ->      apic 4, irq 21
Mapping:  4:2.1         ->      apic 4, irq 20
Mapping:  4:4.0         ->      apic 4, irq 20
Mapping:  4:4.1         ->      apic 4, irq 22
Mapping:  4:7.0         ->      apic 4, irq 23
Mapping:  4:8.0         ->      apic 4, irq 22
Mapping:  4:10.0        ->      apic 4, irq 21

Mapping:  5:0.0         ->      apic 4, irq 16
Mapping:  5:0.1         ->      apic 4, irq 17
Mapping:  5:0.2         ->      apic 4, irq 18
Mapping:  5:0.3         ->      apic 4, irq 19

Mapping:  6:0.0         ->      apic 4, irq 17
Mapping:  6:0.1         ->      apic 4, irq 18
Mapping:  6:0.2         ->      apic 4, irq 19
Mapping:  6:0.3         ->      apic 4, irq 16

Mapping:  7:0.0         ->      apic 4, irq 16
Mapping:  7:0.1         ->      apic 4, irq 17
Mapping:  7:0.2         ->      apic 4, irq 18
Mapping:  7:0.3         ->      apic 4, irq 19

Mapping:  8:0.0         ->      apic 4, irq 19
Mapping:  8:0.1         ->      apic 4, irq 16
Mapping:  8:0.2         ->      apic 4, irq 17
Mapping:  8:0.3         ->      apic 4, irq 18

Mapping:  9:0.0         ->      apic 4, irq 18
Mapping:  9:0.1         ->      apic 4, irq 19
Mapping:  9:0.2         ->      apic 4, irq 16
Mapping:  9:0.3         ->      apic 4, irq 17

Mapping:  2:1.0         ->      apic 5, irq 0
Mapping:  2:1.1         ->      apic 5, irq 1
Mapping:  2:1.2         ->      apic 5, irq 2
Mapping:  2:1.3         ->      apic 5, irq 3

Mapping:  3:1.0         ->      apic 6, irq 0
Mapping:  3:1.1         ->      apic 6, irq 1
Mapping:  3:1.2         ->      apic 6, irq 2
Mapping:  3:1.3         ->      apic 6, irq 3

Mapping:  10:0.0        ->      apic 4, irq 0
Mapping:  10:0.1        ->      apic 4, irq 1
Mapping:  10:0.0        ->      apic 4, irq 2
Mapping:  10:0.3        ->      apic 4, irq 3
Mapping:  10:1.0        ->      apic 4, irq 4
Mapping:  10:1.2        ->      apic 4, irq 6
Mapping:  10:1.3        ->      apic 4, irq 7
Mapping:  10:2.0        ->      apic 4, irq 8
Mapping:  10:3.0        ->      apic 4, irq 12
Mapping:  10:3.1        ->      apic 4, irq 13
Mapping:  10:3.2        ->      apic 4, irq 14
Mapping:  10:3.3        ->      apic 4, irq 15
Mapping:  10:0.0        ->      apic 255, irq 0
Mapping:  10:0.0        ->      apic 255, irq 1
Wrote the mp table end at: 00000020 - 000002b4
Moving GDT to 0x500...ok
Wrote linuxbios table at: 00000530 - 000009f8  checksum 42f7

Welcome to elfboot, the open sourced starter.
January 2002, Eric Biederman.
Version 1.3

rom_stream: 0xfffc0000 - 0xfffdffff
Found ELF candiate at offset 0
New segment addr 0x100000 size 0x215c0 offset 0xe0 filesize 0x7608
(cleaned up) New segment addr 0x100000 size 0x215c0 offset 0xe0 filesize 0x7608
New segment addr 0x1215c0 size 0x48 offset 0x7700 filesize 0x48
(cleaned up) New segment addr 0x1215c0 size 0x48 offset 0x7700 filesize 0x48
Dropping non PT_LOAD segment
Dropping non PT_LOAD segment
Dropping non PT_LOAD segment
Loading Segment: addr: 0x0000000000100000 memsz: 0x00000000000215c0 filesz: 0x0000000000007608
Clearing Segment: addr: 0x0000000000107608 memsz: 0x0000000000019fb8
Loading Segment: addr: 0x00000000001215c0 memsz: 0x0000000000000048 filesz: 0x0000000000000048
Jumping to boot code at 0x10557c
FILO version 0.5 (administrator at sky_bolt) Thu Sep 14 11:56:44 EDT 2006
Press <Enter> for default boot, or <Esc> for boot prompt...
boot: hde3:/boot/vmlinuz initrd=hde3:/boot/initramfs-genkernel-x86_64-2.6.15-gentoo-r7 real_root=/dev/sda3 pci=nommconf ro console=tty0 cons0
find_ide_controller: found PCI IDE controller 10de:0054 prog_if=0x85
find_ide_controller: primary channel: native PCI mode
find_ide_controller: cmd_base=0x4cd0 ctrl_base=0x5010
ide_software_reset: Waiting for ide2 to become ready for reset... ok
init_drive: Testing for hde
init_drive: Probing for hde
init_drive: LBA mode, sectors=78140160
init_drive: LBA48 mode, sectors=78140160
init_drive: Init device params... ok
hde: LBA48 40GB: FUJITSU MHT2040BH
init_drive: Testing for hdf
init_drive: Probing for hdf
print_status: IDE: status=0x0, err=0x0
init_drive: Testing for hdf
init_drive: Probing for hdf
print_status: IDE: status=0x0, err=0x0
Mounted ext2fs
Found Linux version 2.6.15-gentoo-r7 (root at localhost) #6 SMP PREEMPT Wed Jun 21 16:40:43 EDT 2006 bzImage.
Loading kernel... ok
Jumping to entry point...



INIT detected from  ---- {APICID = 00 NODEID = 00 COREID = 00} ---

Issuing SOFT_RESET...


LinuxBIOS-1.1.8_mb06048_Fallback Thu Sep 14 11:57:09 EDT 2006 starting...


TIA
steve



 		
---------------------------------
Stay in the know. Pulse on the new Yahoo.com.  Check it out. 
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20060914/bbaac729/attachment.html>


More information about the coreboot mailing list