[LinuxBIOS] New guy in LinuxBios

Stefan Reinauer stepan at coresystems.de
Thu May 11 12:48:14 CEST 2006

* Vincente Tsou <vincentetsou at nexcom.com.tw> [060511 11:30]:
> My target board is an AMD Opteron (chipset: K8 / 8111 / 8131) mainboard,
> it is similar to Tyan s2880 / s2881 / s2882.
> So I base on Tyan s2880 to change some config file to compile a linuxbios.rom,
> but it doesn't work.
> Following is what do I changed in s2880:
> 3. generated irq_tables.c by getpir.c and replaced the original one.
getpir doesnt work for opteron boards. you should change an existing one
> compile and burn it in rom.
> After I boot up the target board, it always alert emergency beep.
Some onboard watchdog? this one should probably be disabled until it is
set up correctly.
> Then, I unmark some debug message in 'src/northbridge/amd/amdk8/raminit.c' to
> see where is it hang.
> The last step is hang on setup_default_resource_map() in 'src/mainboard/tyan/
> s2880/cache_as_ram_auto.c',

You need to change the board target to use your own resourcemap.c file. 
The southbridge is probably not connected to Link0 of CPU0.

-       PCI_ADDR(0, 0x18, 1, 0xBC), 0x00000048, 0x00ffff00,
+       PCI_ADDR(0, 0x18, 1, 0xBC), 0x00000048, 0x00ffff10, // Link 1 CPU 0

-       PCI_ADDR(0, 0x18, 1, 0xC4), 0xFE000FC8, 0x01fff000,
+       PCI_ADDR(0, 0x18, 1, 0xC4), 0xFE000FC8, 0x01fff010, // CPU0 LDT1

> I can see it from serial console ( as attachment again. )

See mainboard/agami/aruma/resourcemap.c for an example


coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/

More information about the coreboot mailing list