[LinuxBIOS] MB1030 / 3036 VGA resume

Christian Sühs chris at suehsi.de
Fri May 5 11:49:11 CEST 2006


> 
> wheras the "Kahlua Legacy" is very different..
> 
>  00:12.0 0601: 1078:0100
> -00: 78 10 00 01 5f 01 80 02 00 00 01 06 04 40 80 00
> +00: 78 10 00 01 1f 00 80 02 00 00 01 06 04 40 80 00
                    ^^^^^

PCI Command register (default 000Fh)
Factory bios adds here Memory write and Invalidate for the 5530
LB enables additional Parity check and SERR as for the gx1.
Could be that this is done automatically, besides the settings before to 
the gx1

rest are default values

>  10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>  20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>  30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> -40: 89 10 ac 03 01 00 00 00 00 00 00 00 00 00 00 00
> +40: 81 50 ce 45 01 00 00 00 00 00 00 00 00 00 00 00
        ^^ ^^ ^^ ^^
LB uses default for index 40 (89h)
Factory disables the PCI slave write buffer

LB uses default for index 41 (10h)
Factory enables/adds F2 IDE Configuration trap (this is a SMI thing)

42 ( default ACh) usb settings

LB uses default for index 43 (03h)
Factory disables PCI retry cycles and set a special PIN configuration bit.

rest is default

> -50: 7b 40 ee 00 00 00 00 00 03 00 03 38 00 00 00 00
> +50: 7b 44 e8 0b 00 00 00 00 00 00 03 18 0b 0a 01 00

PIT / ISA CLK / ISA ROM

> -60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> +60: 40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
        ^^
is reserved

>  70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> -80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> +80: 1f 00 40 00 00 00 00 00 00 00 01 08 04 32 00 00

Power Managment Purpose/IRQ/Video/VGA timer

> -90: 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> +90: 0c 0b 10 f0 02 04 02 00 04 00 04 00 04 00 02 00
> -a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> +a0: 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00
> -b0: 00 00 00 00 0c 00 00 00 fd 4a e9 12 00 00 00 00
> +b0: 00 00 00 00 0c 00 00 00 40 11 9c 12 00 00 00 00

user defined Pin settings and and and

> -c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> +c0: 00 00 00 00 00 00 00 00 a0 00 00 00 00 00 40 00
>  d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>  e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>  f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
> 




More information about the coreboot mailing list