[LinuxBIOS] Issue with VIA Epia MII

Ronald G Minnich rminnich at lanl.gov
Wed Feb 1 15:17:38 CET 2006


I don'thave an MII. Comments anyone?

Jean-Noel Simonnet wrote:
> Ronald,
> 
> I am having difficulties with the VIA Epia M 6000 and LinuxBIOS snapshot 
> 2158 dated 9 January 2006.
> The board has just one IDE disk attached.
> 
> Here are the POST codes I observe :
> ... A few codes going fast
> FE, stays here for 4 seconds while IDE disk is being spinned
> 97
> 80
> 88
> FF
> 00 Hangs here. At this point, the RUN LED of the POST card keeps 
> blinking very fast.
> 
> NB : Board runs fine with the original BIOSes, as well as the ones I 
> downloaded from VIA Web site.
> 
> Screen remains black, inactive all the time.
> 
> I have followed the instructions in the EPIA-M HOWTO, in particular 
> capturing the ACPI dsdt and generating the file dsdt.c.
> You will find below a copy of the dsdt -tc step which generated errors 
> and warnings.
> dsdt was captured on original BIOS version 1.35 from VIA (Phoenix BIOS).
> 
> I have also captured the video BIOS and added as indicated in the 
> documentation (video.rom.bin first). I am attaching my Config.lb and 
> Makefile
> 
> Can you let me know if there is anything I can do to fix the issue ?
> 
> Thanks for your help and best regards
> 
> Jean-Noel Simonnet
> 
> Flashing BIOS
> --------------
> Did it with the Willem programmer, in fresh new chips, so that I could 
> safely play with LinuxBIOS
> 
> Generating dsdt.c :
> -----------------
> ns2:~/LinuxBIOS# iasl -d dsdt
> 
> Intel ACPI Component Architecture
> AML Disassembler version 20051216 [Jan 14 2006]
> Copyright (C) 2000 - 2005 Intel Corporation
> Supports ACPI Specification Revision 3.0
> 
> Loading Acpi table from file dsdt
> Acpi table [DSDT] successfully installed and loaded
> Pass 1 parse of [DSDT]
> Pass 2 parse of [DSDT]
> Parsing Deferred Opcodes (Methods/Buffers/Packages/Regions)
> .................................................................................................................................................................................................................. 
> 
> Parsing completed
> Disassembly completed, written to "dsdt.dsl"
> ns2:~/LinuxBIOS# iasl -tc dsdt.dsl
> 
> Intel ACPI Component Architecture
> ASL Optimizing Compiler version 20051216 [Jan 14 2006]
> Copyright (C) 2000 - 2005 Intel Corporation
> Supports ACPI Specification Revision 3.0
> 
> dsdt.dsl   359:     Method (\_WAK, 1, NotSerialized)
> Warning  2078 -                 ^ Reserved method must return a value 
> (_WAK)
> 
> dsdt.dsl   403:             Store (Local0, Local0)
> Error    1048 -                         ^ Method local variable is not 
> initialized (Local0)
> 
> dsdt.dsl   411:             Store (Local0, Local0)
> Error    1048 -                         ^ Method local variable is not 
> initialized (Local0)
> 
> dsdt.dsl  1433:                 Method (STM, 0, Serialized)
> Warning  2085 -                           ^ Not all control paths return 
> a value (STM_)
> 
> dsdt.dsl  3102:                 Method (_STA, 0, NotSerialized)
> Warning  2085 -                            ^ Not all control paths 
> return a value (_STA)
> 
> dsdt.dsl  3102:                 Method (_STA, 0, NotSerialized)
> Warning  2078 -                            ^ Reserved method must return 
> a value (_STA)
> 
> ASL Input:  dsdt.dsl - 3590 lines, 118620 bytes, 1427 keywords
> Compilation complete. 2 Errors, 4 Warnings, 0 Remarks, 364 Optimizations
> ns2:~/LinuxBIOS#
> 
> 
> ------------------------------------------------------------------------
> 
> # Sample config file for EPIA-M
> # This will make a target directory of ./epia-m
> 
> target epia-m
> 
> mainboard via/epia-m
> 
> option  MAXIMUM_CONSOLE_LOGLEVEL=8
> option  DEFAULT_CONSOLE_LOGLEVEL=8
> option  CONFIG_CONSOLE_SERIAL8250=1
> 
> option ROM_SIZE=256*1024
> option HAVE_OPTION_TABLE=1
> option CONFIG_ROM_STREAM=1
> option HAVE_FALLBACK_BOOT=1
> 
> ###
> ### Compute the location and size of where this firmware image
> ### (linuxBIOS plus bootloader) will live in the boot rom chip.
> ###
> option FALLBACK_SIZE=0x30000
> 
> ## LinuxBIOS C code runs at this location in RAM
> option _RAMBASE=0x00004000
> 
> #
> ###
> ### Compute the start location and size size of
> ### The linuxBIOS bootloader.
> ###
> 
> #
> # EPIA-M
> #
> #romimage "normal"
> #	option USE_FALLBACK_IMAGE=0
> #	option ROM_IMAGE_SIZE=0xc000
> #	option ROM_SECTION_OFFSET=0x10000
> #	option ROM_SECTION_SIZE=0x18000
> #	option XIP_ROM_BASE=0xfffd0000
> #	option LINUXBIOS_EXTRA_VERSION=".0Normal"
> #	payload /usr/share/etherboot/5.1.9pre2-lnxi-lb/tg3--ide_disk.zelf
> #	payload ../../../../tg3--ide_disk.zelf	
> #	payload ../../../../../lnxieepro100.ebi
> #	payload /filo.elf
> #end
> 
> romimage "fallback" 
> 	option USE_FALLBACK_IMAGE=1
> 	option ROM_IMAGE_SIZE=0x10000
> 	option ROM_SECTION_OFFSET=0x10000
> 	option ROM_SECTION_SIZE=0x30000
> #	option XIP_ROM_BASE=0xfffe0000
> 	option LINUXBIOS_EXTRA_VERSION=".0Fallback"
> #	payload /usr/share/etherboot/5.1.9pre2-lnxi-lb/tg3--ide_disk.zelf
> #	payload ../../../../tg3--ide_disk.zelf	
> #	payload ../../../../../lnxieepro100.ebi
> #	payload ../../../../../filo.elf
> 	payload /root/LinuxBIOS/filo.elf
> end
> 
> buildrom ./linuxbios.rom ROM_SIZE  "fallback"
> 
> 
> ------------------------------------------------------------------------
> 
> # File: via/epia-m/epia-m/Makefile is autogenerated
> 
> all: ./linuxbios.rom
> 
> include Makefile.settings
> 
> fallback/linuxbios.rom:
> 	if (cd fallback; \
> 		make linuxbios.rom)\
> 	then true; else exit 1; fi;
> 
> clean:  fallback-clean
> 
> fallback-clean:
> 	(cd fallback; make clean)
> 
> ./linuxbios.rom: fallback/linuxbios.rom 
> 	 cat  /root/LinuxBIOS/video.bios.bin fallback/linuxbios.rom > ./linuxbios.rom
> 
> .PHONY: all clean fallback-clean fallback/linuxbios.rom
> 
> 
> 
> Makefile: /root/LinuxBIOS/LinuxBIOSv2/targets/via/epia-m/epia-m/config.py /root/LinuxBIOS/LinuxBIOSv2/targets/via/epia-m/Config.lb
> 	(cd /root/LinuxBIOS/LinuxBIOSv2/targets ; via/epia-m/epia-m/config.py via/epia-m/Config.lb /root/LinuxBIOS/LinuxBIOSv2)
> 





More information about the coreboot mailing list