4G 4 Rank memory module
Stefan Reinauer
stepan at openbios.org
Tue Nov 23 14:29:00 CET 2004
* YhLu <YhLu at tyan.com> [041123 20:51]:
> Ram2.00
> rows: 0x0000000d
> columns: 0x0000000c
> banks: 0x00000004
> module data width : 0x00000048
> side2 banks: 0x00000002
> Ram2.01
> rows: 0x0000000d
> columns: 0x0000000c
> banks: 0x00000004
> module data width : 0x00000048
> side2 banks: 0x00000004
> Bad SPD value
>
> CPU0 got 2G modules
> CPU1 got 4G modules
> Side2 banks is different.
Is this with two different modules? Ram2.00 Shows a difference.
Maybe noise on the I2C bus? Ram2.01 seems to be ok..?!?
Stefan
More information about the coreboot
mailing list