ç­å¤: ç­å¤: ç­å¤: Disable USB2 in AMD8111 and remove ide hardcode io addr

Li-Ta Lo ollie at lanl.gov
Wed May 5 17:35:01 CEST 2004


On Wed, 2004-05-05 at 16:12, Eric W. Biederman wrote:
> 
> No.  This must be per chip.
> 
> Because you cannot necessarily see these devices before you enable/disable
> them.  And only one device on the 8111 actually does the enable/disable.
> 

BTW, as shown in the log, the amd8111_enable is called as .enable and
.enable_dev multiple times for some specific device. Is that what we
want ? Why you want to enable/disable the same device so many times ?

Ollie



PCI: 01:01.0 [1022/7450] enabled next_unitid: 0003
amd8111_enable_dev: enabling PCI: 01:00.0 [1022/7460]
PCI: 01:03.0 [1022/7460] enabled next_unitid: 0007
HyperT reset not needed
PCI: pci_scan_bus for bus 1
POST: 0x24
PCI: 01:01.0 [1022/7450] bus ops
PCI: 01:01.0 [1022/7450] enabled
PCI: 01:01.1 [1022/7451] ops
PCI: 01:01.1 [1022/7451] enabled
PCI: 01:02.0 [1022/7450] bus ops
PCI: 01:02.0 [1022/7450] enabled
PCI: 01:02.1 [1022/7451] ops
PCI: 01:02.1 [1022/7451] enabled
amd8111_enable_dev: enabling PCI: 01:03.0 [1022/7460]
PCI: 01:03.0 [1022/7460] bus ops
amd8111_enable_dev: enabling PCI: 01:03.0 [1022/7460]
PCI: 01:03.0 [1022/7460] enabled
amd8111_enable_dev: enabling PCI: 01:04.0 [1022/7468]
PCI: 01:04.0 [1022/7468] bus ops
amd8111_enable: enabling PCI: 01:04.0 [1022/7468]
PCI: 01:04.0 [1022/7468] enabled
amd8111_enable_dev: enabling PCI: 01:04.1 [1022/7469]
PCI: 01:04.1 [1022/7469] ops
amd8111_enable_dev: enabling PCI: 01:04.1 [1022/7469]
PCI: 01:04.1 [1022/7469] enabled
amd8111_enable_dev: enabling PCI: 01:04.2 [1022/746a]
amd8111_enable_dev: enabling PCI: 01:04.2 [1022/746a]
PCI: 01:04.2 [1022/746a] enabled
amd8111_enable_dev: enabling PCI: 01:04.3 [1022/746b]
PCI: 01:04.3 [1022/746b] ops
amd8111_enable: enabling PCI: 01:04.3 [1022/746b]
PCI: 01:04.3 [1022/746b] enabled
amd8111_enable_dev: enabling PCI: 01:04.5 [1022/746d]
PCI: 01:04.5 [1022/746d] ops
amd8111_enable: disabling PCI: 01:04.5 [1022/746d]
PCI: 01:04.5 [1022/746d] disabled
amd8111_enable_dev: enabling PCI: 01:04.6 [1022/746e]
PCI: 01:04.6 [1022/746e] ops
amd8111_enable: disabling PCI: 01:04.6 [1022/746e]
PCI: 01:04.6 [1022/746e] disabled
POST: 0x25
PCI: pci_scan_bus for bus 2
POST: 0x24
PCI: 02:01.0 [14e4/1648] enabled
PCI: 02:01.1 [14e4/1648] enabled
PCI: 02:02.0 [1000/0030] enabled
POST: 0x25
PCI: pci_scan_bus returning with max=02
POST: 0x55
PCI: pci_scan_bus for bus 3
POST: 0x24
POST: 0x25
PCI: pci_scan_bus returning with max=03
POST: 0x55
PCI: pci_scan_bus for bus 4
POST: 0x24
amd8111_enable_dev: enabling PCI: 04:00.0 [1022/7464]
PCI: 04:00.0 [1022/7464] ops
amd8111_enable: enabling PCI: 04:00.0 [1022/7464]
PCI: 04:00.0 [1022/7464] enabled
amd8111_enable_dev: enabling PCI: 04:00.1 [1022/7464]
PCI: 04:00.1 [1022/7464] ops
amd8111_enable: enabling PCI: 04:00.1 [1022/7464]
PCI: 04:00.1 [1022/7464] enabled
amd8111_enable_dev: enabling PCI: 04:00.2 [1022/7463]
PCI: 04:00.2 [1022/7463] ops
amd8111_enable: enabling PCI: 04:00.2 [1022/7463]
PCI: 04:00.2 [1022/7463] enabled
amd8111_enable_dev: enabling PCI: 04:01.0 [1022/7462]
PCI: 04:01.0 [1022/7462] ops
amd8111_enable: disabling PCI: 04:01.0 [1022/7462]





More information about the coreboot mailing list