briQ status

Greg Watson gwatson at lanl.gov
Fri Jun 4 16:57:00 CEST 2004


For those interested in PPC boards, I just managed to get the briQ 
talking over serial console. (More on the board at 
http://www.totalimpact.com/products/the_briq/the_briq.html). Output 
below.

Hopefully we'll demo this board running Clustermatic at the USENIX BOF.

Greg

Board initialized...
LinuxBIOS-1.1.6 Fri Jun 4 16:13:35 MDT 2004 rebooting...
Finding PCI configuration type.
Enumerating static devices...
Enumerating buses...
PCI: pci_scan_bus for bus 0
PCI: 00:00.0 [1014/0105] enabled
PCI: 00:06.0 [10ad/0565] ops
PCI: 00:06.0 [10ad/0565] enabled
PCI: 00:06.1 [10ad/0105] ops
PCI: 00:06.1 [10ad/0105] enabled
PCI: 00:07.0 [1022/2000] enabled
PCI: pci_scan_bus returning with max=00
done
Allocating resources...
ASSIGN RESOURCES, bus 0
PCI: 00:06.1 10 <- [0x00001040 - 0x00001047] io
PCI: 00:06.1 14 <- [0x00001050 - 0x00001053] io
PCI: 00:06.1 18 <- [0x00001048 - 0x0000104f] io
PCI: 00:06.1 1c <- [0x00001054 - 0x00001057] io
PCI: 00:06.1 20 <- [0x00001020 - 0x0000102f] io
PCI: 00:06.1 24 <- [0x00001030 - 0x0000103f] io
PCI: 00:07.0 10 <- [0x00001000 - 0x0000101f] io
PCI: 00:07.0 14 <- [0xfebfffe0 - 0xfebfffff] mem
ASSIGNED RESOURCES, bus 0
done.
Enabling resourcess...
PCI: 00:00.0 cmd <- 147
PCI: 00:06.0 cmd <- 147
PCI: 00:06.1 cmd <- 145
PCI: 00:07.0 cmd <- 143
done.
Initializing devices...
PCI: 00:06.0 init
Configure W83C553F ISA Bridge (Function 0)
W83C553F configuration complete
PCI: 00:06.1 init
Configure W83C553F IDE (Function 1)
ide bus offset = 0x1f1
IDE configuration complete
Devices initialized
totalram: 1024M
Initializing CPU #0
PowerPC 7400 CPU, version 2.9
CPU #0 Initialized
Wrote linuxbios table at: 00000010 - 00000174  checksum 9bf0

Welcome to elfboot, the open sourced starter.
January 2002, Eric Biederman.
Version 1.3

Trying polled ide
Waiting for ide disks to spin up
This is a hard coded delay and longer than necessary.
..
found PCI IDE controller 10ad:0105 prog_if=0x8f
primary channel: native PCI mode




More information about the coreboot mailing list