via 686b, 8601t mainboard ipl.S hlt
zhu shi song
zhushisongzhu at yahoo.com
Wed Jul 14 07:35:01 CEST 2004
I've got QDIA6T mainboard see http://www.qdigrp.com. It use via 8601t and 686b. I try to boot it using vt5426 mainboard in freebios V1. After testing, ipl.S will loop forever in the following code(in src/northbridge/via/8601/ipl.S):
............
wait_for_flash_ready:
/* delay by reding NOP register before polling the FLASH READY bit,
this is inlined to save a call/ret pair */
movb $0xbb, %al
outb %al,$0x80
doc_delay:
movb %ds:0x04(%di),%ah
movw $0x04, %cx # this one is DANGEROUS but I am
# sure the upper 3 bytes == 0x00
0:
movb %ds:0x20(%di), %al # read DOC NOP retisger
loop 0b # four times
testb $0x80,%ah # is flash ready ?
jz wait_for_flash_ready
........
Anybody can explain me what the code work for?
thanks
zhu
---------------------------------
Do you Yahoo!?
Yahoo! Mail - 50x more storage than other providers!
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20040714/27d15604/attachment.html>
More information about the coreboot
mailing list